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This thesis presents two interface circuits for impedimetric chemical sensors: one 
for passive chemical sensors and the other for ChemFETs. Both interfaces were fabricat-
ed in 0.35μm BiCMOS technology and provide the same output data rate of 1Hz. 
The interface for passive impedimetric sensors is reconfigurable for performing 
either resistance or capacitance measurements and provides a fully digital output with 
less than 81.8μW power consumption at VDD = 2.5V. The interface features a 176dB re-
sistance dynamic range (31.6Ω-200MΩ, <±0.8% nonlinearity, and >40dB SNR) realized 
with only two sub-ranges to minimize calibration efforts and a 102dB capacitance dy-
namic range (0.8-1000pF, <±0.2% nonlinearity, and >40dB SNR). 
The ChemFET interface is a highly versatile system that can generate a wide 
range of bias voltages (VG up to 9.74V and VD up to 16.3V depending on the measure-
ment modes) and perform either constant voltage or constant current mode measurement. 
At maximum rated output (VG = 9.74V, VD = 16.3V, and IDS = 15μA), the interface con-
sumes only 2.02μW at VDD = 3.3V and provides analog readout noise levels of 
0.0476μARMS at 10μA and 0.503mVRMS for IDS and VT, respectively. 
Besides attempting versatile system architectures, detailed noise and efficiency 
analysis were performed for the passive sensor interface and the ChemFET interface, re-
spectively. The noise analysis suggests that different types of noise (correlated or uncor-
related) dominate the noise performance in different measurement ranges and, thus, noise 
suppression techniques, such as chopper stabilization, correlated double sampling (CDS), 
and oversampling/averaging, are applied to adequate parts of the interface system. The 
xxiii 
 
efficiency analysis of the boost capacitor charger in the ChemFET interface concludes 
that applying a moderate pulsewidth (200-300ns) to drive the boost converter yields the 
best efficiencies for charging a capacitor. 
Compared to interfaces described in the literature, the proposed interface for pas-
sive sensors achieves better versatility and wide dynamic range with less number of 
sub-ranges and power consumption. The proposed interface for ChemFETs achieves 
wider voltage supply range at very low power level. 
In-house fabricated chemical sensors, including passive chemical sensors and 
ChemFETs, were interfaced with the developed circuits and gas-phase chemical meas-
urements with the systems were demonstrated. The novel passive chemical sensor tested 
in this thesis employs a multi-functional design, which can be configured into either a 
chemoresistor or a chemocapacitor; the tested ChemFET employs a bottom-gate TFT 






Chemical sensors are a group of sensors transferring qualitative and/or quantita-
tive information of chemical substances into processible signals. Frequently, chemical 
sensors consist of a sensitive layer made up of one or multiple sensing materials whose 
physical and/or chemical properties are changed upon interacting with analytes of interest, 
and a transducer to convert these property changes into a desired signal domain, e.g., an 
electrical signal. The sensitive layers are preferably composed of materials exhibiting a 
high affinity to the target analytes. When sensitive layers are part of a chemical sensor, 
the role of the transducer is to perform a signal conversion of changes in the sensing ma-
terial properties such as mass, impedance, enthalpy, work function, or Seebeck coefficient. 
However, certain types of chemical sensors (e.g., optical, or spectrometers) are able to 
directly detect fundamental physical or chemical properties of the analytes without the 
aid of sensitive layers. Regardless of the used sensing mechanisms, the sensor output 
signal generally further processed so that the user can easily interpret it. Hence, chemical 
sensors are usually not used alone, but they serve as the front-end device of a chemical 
sensing system. 
 
1.1 Chemical Sensing Systems and Impedimetric Chemical Sensors 
Figure 1.1 shows a typical chemical sensing system consisting of a chemical sen-
sor and a signal processor. Since chemical sensors are analog devices, the signal proces-
sor usually contains electronic circuits that perform some of the following analog signal 
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processing and/or sensor control functions: signal amplification, filtering, ana-
log-to-digital (A/D) conversion, temperature control, sensor excitation, and sensor mod-
ulation. Signal processors based on this narrow definition are often called sensor inter-
faces; however, the broad definition of a chemical sensing system also incorporates all 
data analysis and system calibration blocks that perform advanced functions in the digital 
domain. Depending on the sensing mechanisms and complexity of the applications, the 
signal processor could be a laptop or desktop computer, which ultimately dominates the 
size of the whole sensing system. 
 
 
Figure 1.1: General structure of a chemical sensing system. 
 
The performance of chemical sensing systems can be assessed in terms of their 
sensitivity and selectivity. Together with the system noise, the former determines the limit 
of detection (LOD) of the chemical sensing system, while the latter implies the immunity 
of the system to unexpected analytes or its ability to analyze chemical mixtures. The 
LOD, which is usually quantitatively represented in parts per million (ppm) or parts per 
billion (ppb), is limited by the sensitivity and the noise of the sensor itself and the addi-





























minimized with superior signal processing techniques and sensor control algorithms. In 
the presence of sensitive layers, the sensor selectivity strongly depends on the properties 
of the sensing materials; however, the selectivity can be improved on a system level using 
pattern recognition algorithms [1] and proper sensor modulations [2]. Sensing systems 
that directly detect a fundamental (molecular) property of analyte (e.g., its absorption 
spectrum or its molecular mass) typically exhibit excellent selectivity. 
One of the most widely employed chemical sensing systems are gas chromatog-
raphy/mass spectrometry (GC/MS) systems [3] shown in Figure 1.2(a). A GC/MS system 
is comprised of a gas separation stage followed by a sensitive chemical sensor, in this 
case a mass spectrometer (MS); however, flame ionization detector (FID) or thermal 
conductivity detector (TCD) can also be used in conjunction with the GC unit. GC/MS 
systems achieve high selectivity and sensitivity (with LODs in the ppb range or even be-
low with proper pre-concentration stages) and are often considered the gold standard of 
chemical analysis. In the case of GC/MS systems, the signal processor is a complex 
computing system that controls the complex measurement sequence and performs the 
multi-functional data analysis. Such bench-top instruments exhibit excellent performance 
over a wide range of analytes and analyte mixtures, but they are bulky, expensive, (often 
costing more than $30,000), and require trained personnel for operation. As a result, 
GC/MS systems are often found in analytical laboratories rather than in the field. For 
many applications, such as indoor toxic gas detection, water quality monitoring, or a so-
briety test, system portability is more important than the ultimate sensitivity and selectiv-
ity, and thus, hand-held sensing systems [4], as the one shown in Figure 1.2(b), provide a 
better solution. Hand-held chemical sensing systems often exhibit more limited selectivi-
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ty (and sensitivity), and are typically able to detect a limited number of target analytes, 
rather than performing a complex chemical analysis. Instead of using complex GS/MS 
systems, hand-held sensing systems usually employ small-size and low-cost optical sen-
sors (e.g., photo ionization detectors, infrared sensor) or sensitive-layer-enabled electro-
chemical sensors [4, 5]. In this case, the signal processor often is a mixed-signal micro-
controller that performs only essential signal conditioning and data analysis. Depending 
on the applications and system capabilities, the cost of hand-held chemical sensing sys-
tems is in the range of hundreds to several thousand dollars. It should be noted, that re-
cent research efforts are also targeting the development of GC-based sensing systems in a 
hand-held format [6]. So far, the GC/MS systems and the hand-held gas detectors being 
discussed are limited to scientific instruments for professional purposes, whereas simple 
chemical sensing systems are widely found in households. The most well-known device 
is the fire detectors [7], shown in Figure 1.2(c), which more and more often are mul-
ti-sensor systems composed of smoke sensors, hazardous gas sensors, and light sensors. 
Unlike professional instruments which are required to display reliable and accurate 
analyte concentrations, the gas sensors employed in fire detectors are relatively low cost 
electrochemical sensors and the interface can be as simple as an electronic arbiter that 
determines the alarm triggering level. Thus, they are affordable in residential applications, 




(a) (b) (c)  
Figure 1.2: (a) Agilent 7000A GC/MS system [3] (b) RKI Eagle 2 gas detector [4] (c) 
Nest smoke and carbon monoxide detector [7]. 
 
In recent years, chemical sensing systems have attracted substantial interest in 
military, automobile, medical, and personal electronic industries. However, the oversized 
and pricy sensing systems based on conventional fabrication and printed circuit board 
(PCB) technologies no longer satisfy many of today’s application requirements. With the 
advance of microfabrication technologies, ubiquitous chemical sensing systems in areas 
such as implantable bio-medical devices, in-situ environment monitoring networks, and 
next generation portable electronics, are becoming feasible. Thereby, microfabrication 
and system-on-chip (SoC) technologies provide promising approaches to implement the 
whole sensing system on one or few silicon chips. These technologies benefit from low 
manufacturing and assembling costs as well as ease of mass production. One of the first 
demonstrations of a highly integrated chemical sensing platform dates back to the early 
2000’s (Figure 1.3), with multiple microfabricated chemical sensors and associated inter-
face and communication circuits built on a single chip [8]. It is not far reaching that, in 
the near future, advanced features such as wireless transceivers will be co-integrated with 
on-chip chemical sensing systems to provide real-time communication and inter-sensor 
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data exchange, pushing chemical sensing systems into a whole new era. 
 
 
Figure 1.3: Chemical sensing system based on SoC technology [8]. 
 
Microfabricated chemical sensors, or simply known as chemical microsensors, are 
often classified by their underlying sensing principle as mass-sensitive, thermal, optical, 
and electrochemical sensors [9]. Among the various sensing mechanisms, the sub-group 
of electrochemical sensors providing impedance responses, e.g., chemoresistors, 
chemocapacitors, and chemical field-effect transistors (ChemFET), are of particular in-
terest to this work. (In the following chapters, these three types of sensors are called 
impedimetric sensors, while chemoresistors and chemocapacitors together are also called 
passive impedimetric sensors as they are essentially passive electronic components.) Key 
advantages of these impedimetric microsensors are that (1) they typically have a simple 
device structure comprising (interdigitated) metal electrodes or a field-effect transistor 
and that (2) impedance changes can be easily processed with electronic circuits. The sim-
ple device structure enables the fabrication of impedimetric chemical microsensors with 
mainstream complementary metal-oxide-semiconductor (CMOS) microfabrication tech-
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nologies. In many cases, incorporating impedimetric chemical sensor fabrication into a 
standard CMOS process flow requires only slight (or even no) modifications of CMOS 
technology or little additional back-end processes. Furthermore, different impedimetric 
sensor arrays have been realized with microfabrication technologies [10-12] (see Figure 
1.4), and thus the system selectivity can be improved with signal post processing of mul-
ti-dimensional data. 
 
   
Figure 1.4: Impedimetric chemical microsensor arrays of, from left to right, 
chemoresistor [10], chemocapacitor [11], and ChemFET [12]. 
 
The continuous scaling of chemical sensing systems using microfabrication tech-
nologies and in particular CMOS technologies has, e.g., enabled the integration of hu-
midity sensors in recent Samsung Galaxy phones [13] and will open new applications in 
the biomedical and environmental monitoring fields. One of the main challenges in these 
fields is the power consumption, as these systems are often battery-operated and are re-
quired to survive for years. Undoubtedly, reducing power consumption becomes a priori-
ty in sensor interface design. Although the performance (e.g., power consumption, accu-
racy, dynamic range) of sensor interfaces could be optimized by making a dedicated de-
sign for a specific sensor, the fact that different impedimetric chemical microsensors 
cover a wide range of impedances, would require an interface circuit redesign for each 
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sensor. Consequently, this work focuses on a versatile system that adapts to both re-
sistance and reactance over a wide range of values. 
Even though CMOS interface circuits with power consumption in the micro-Watt 
range have been realized for different applications [14], operating at low power as well as 
maintaining sufficient resolution and linearity over a wide range is a great challenge. In 
this research, the ultimate goal is to implement battery-powered chemical microsensor 
interfaces that achieve aforementioned versatility based on commercial CMOS technolo-
gy. Besides power consumption and impedance characteristics, other issues such as 
long-term stability will be also discussed and considered in the system level design. Be-
cause of the significant differences between passive impedimetric sensors and ChemFETs, 
two separated systems were implemented for each category of chemical microsensors. 
The performances of both interfaces are initially characterized with conventional 
board-mounted electronic devices (i.e., commercial chip resistors and capacitors). After-
ward, gas phase chemical measurements with volatile organic compounds (VOCs) were 
carried out in a customized gas measurement setup by interfacing both in-house fabricat-
ed microsensors and commercial chemical sensors to the developed interface circuits. 
 
1.2 Outline of Thesis 
The objective of this thesis is to develop versatile application-specific integrated 
circuits (ASICs) for impedimetric chemical microsensors using commercial CMOS 
technology. The thesis follows the logic of understanding characteristics of chemical 
microsensors, defining interface circuit specifications, surveying state-of-the-art interface 
circuitry, introducing in-house fabricated chemical microsensors, designing and analyzing 
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proposed interfaces, and performing practical chemical measurements. 
Following this introduction, the first half of Chapter 2 discusses various types of 
chemoresistor, chemocapacitor, and ChemFETs. Sensor specifications are gathered and 
categorized to define a set of specifications for both interfaces, the passive impedimetric 
chemical sensors and ChemFETs. The second half of Chapter 2 devotes to a thorough lit-
erature survey of interfacing techniques for chemical sensors based on integrated circuit 
technology. 
Chapter 3 gives a brief introduction of an in-house fabricated multi-function pas-
sive impedimetric sensor and an emerging thin-film transistor (TFT) sensor. These sen-
sors are later interfaced with the proposed circuits to perform gas measurements. 
Chapter 4 introduces the first proposed interface for passive impedimetric chemi-
cal sensors. The chapter first presents the core idea of the proposed system. Next, the ad-
vantages of the proposed system are compared with conclusions drawn from the literature 
survey to explain the way that final approach is chosen. Afterwards, each block is dis-
cussed and analyzed in detail, supported by simulation and measurement results, to de-
termine the suitable techniques for improving noise performance. Finally, the full system 
is characterized over a wide range of resistors and capacitors and the important system 
metrics, such as linearity, noise level, and signal-to-noise ratio (SNR) are established. 
Chapter 5 begins with a short discussion of system requirements and possible so-
lutions. Then, an overview of proposed interface is presented. The next two sub-chapters 
are dedicated to major contributions and innovations of the proposed system: the analysis 
of (1) a pulse-mode capacitor charger and (2) a low-leakage body-guarded switch 
(BG-switch). The functionality of the system is characterized using a commercial met-
10 
 
al-oxide-semiconductor field-effect transistor (MOSFET). 
Chapter 6 describes a customized chemical measurement setup and the measure-
ment results of interfaced sensors. The measurements were carried out with in-house fab-
ricated chemoresistors, chemocapacitors, and ChemFETs. Additionally, we performed gas 
measurement with a purchased chemoresistor for sensing alcohol to serve as reference 
measurement results. 




















IMPEDIMETRIC CHEMICAL SENSORS AND 
INTERFACE CIRCUITRY 
 
The literature research chapter is divided into two major parts: impedimetric 
chemical sensors and sensor interfacing techniques. Although this thesis focuses on the 
circuit side, understanding basic sensing mechanisms and sensor characteristics is essen-
tial for circuit engineers in order to make a practical and high-performance design. In 
other words, without a fundamental knowledge of impedimetric chemical sensors, engi-
neers cannot generate proper circuit specifications and implement optimum sensor con-
trol. Consequently, the literature survey of interfacing techniques should come after 
summarizing sensor characteristics. The goal of realizing a versatile sensing system can-
not be accomplished by employing any one of the existing techniques. Rather than fo-
cusing on a single circuit parameter, the purpose of the literature research on interfacing 
techniques is to summarize their topological advantages and individual circuit tricks, 
which ultimately helps determine the system design approach and improves circuit per-
formance. 
 
2.1 Impedimetric Chemical Sensors 
From circuit engineer’s point of view, impedimetric chemical sensors can be cat-
egorized into three groups: chemoresistors, chemocapacitors, and ChemFETs. This clas-
sification is based on the differences in electrical properties and interfacing approaches, 
e.g., probing the response to alternating currents (AC) or direct currents (DC) or the 
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number of device terminals used. Although each group contains thousands of particular 
sensor implementations, the purpose of the literature survey is to establish general sensor 
specifications and not to provide an exhaustive survey of impedimetric sensors. Thus, a 
brief explanation of the sensing mechanisms and a summary of their electrical properties 
are the focus of this sub-section. 
 
2.1.1 Chemoresistors 
The most well-known group of chemoresistors is metal-oxide (MOx) gas sensors, 
which are often employed in smoke detectors for carbon monoxide sensing. The first 
demonstration of MOx sensors can be traced back to 1962 when Tetsuro Siyama and 
Naoyoshi Taguchi proposed gas sensors employing ZnO semiconductive films as sensi-
tive layer [15, 16]. Because of their appealing characteristics, such as low cost, small size, 
fast response time, and reliability, MOx sensors have been widely studied and commer-
cially available for several decades. MOx sensors are used for detecting reducing gases 
based on a chemical redox reaction taking place at the surface of the MOx film, which 
results in a decrease in film resistivity [17]. This mechanism is depicted in Figure 2.1. 
The MOx films are usually intrinsically n-type poly crystalline semiconductors that con-
duct electrical current by tunneling electrons through the boundaries of crystallitic grains. 
In the atmosphere at elevated temperature (above 420K), oxygen and water vapor is ion-




 adsorbed on the surface of the MOx films. Via the field effect, 
the adsorbed oxygen ions induce a thin depletion region in nanometer range around the 
crystallites, which causes an increase in the tunneling barriers between grains (0.5-1.0eV) 
and, hence, increases film resistivity. Normally, the baseline resistance (i.e., resistance 
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without the presence of targeting analytes) of MOx sensors ranges from hundreds of kΩ 
to hundreds of MΩ, depending on the film material and film structure. In the presence of 
reducing gases, the pre-adsorbed oxygen ions react with the reducing gas molecules, re-
sulting in a decrease of the depletion region width and, hence, film resistivity. 
MOx chemical sensors usually show excellent sensitivity because the film con-
ductivity increases exponentially in response to the decrease in tunneling barriers, caus-
ing large changes in film resistance. The decrease of the sensor resistance when exposing 
to hundreds of ppm of target analytes is often more than an order of magnitude from the 
baseline values, which is allows detecting low (often sub-ppm) analyte concentrations 
[18]; however, the large resistance change can easily saturate an interface circuit whose 
dynamic range is not sufficient. Furthermore, MOx sensors typically require heaters for 
operation at elevated temperature, consuming at least milli-Watts of power, to activate the 
ionization process of adsorbed oxygen. It should be noted, however, that recently report-
ed MOx sensors employing noble metal (platinum and palladium) catalysts are able to 
operate at room temperature [19]. 
 
 
Figure 2.1: Sensing mechanism in MOx sensitive layer [17]. 
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Another group of chemoresistors is based on conducting polymer (CP) sensing 
films and CP nanofibers. They have been demonstrated in various applications, such as 
pH sensors and gas sensors [20]. CPs are non-conductive in their original state, but can 
be made conductive by doping through electro-chemical oxidation (p-doping) and reduc-
tion (n-doping) along their conjugate backbones. The redox level and any associated 
modifications during or after the redox reaction strongly affect the electrical characteris-
tics of CPs (i.e., semiconductive or metallic). Semiconductive CP chemoresistors have 
high baseline resistances and exhibit strong responses similar to MOx sensors, while me-
tallic forms of CPs (e.g., polyaniline emeraldine salt) can exhibit baseline resistances in 
range of hundreds ohms and sensor responses in low percentage ranges. 
The way that CP sensors interact with analytes is believed to be a complex physi-
cochemical mechanism. Physically, the absorption of analytes causes film swelling and, 
thus, stress in the polymer chain structure, which leads to a change in sheet resistivity and 
carrier mobility; chemically, multiple theories, such as redox reactions and twist bindings 
shown in Figure 2.2, have attempted to explain how the doping level is modulated by 
analyte absorption [21, 22]; however, details of most chemical reaction mechanisms are 
still unclear. In contrast to MOx sensors, most CP sensors can be operated around room 
temperature. However, CPs suffer from poor reproducibility and strong long-term con-
ductivity drift because of film degradation. Possible reasons for this sensor drift include 
irreversible chemical reactions between CPs and analytes, oxygen, or humidity [23], 
heating effects, and polarization effects associated with constant DC biases [24]. Degra-
dations caused by chemical reactions remain a considerable challenge, while the thermal 
and polarization effects suggest interface designers to use low current AC excitations. 
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 (a)  (b)  
Figure 2.2: (a) Redox reaction [21] and (b) twist binding between analyte and CP [22]. 
 
In recent years, high surface area-to-volume ratio carbon-based nanostructure 
materials, including carbon nanotubes (CNTs), carbon blacks, and graphene, have been 
enthusiastically studied as impedimetric chemical sensors [25]. Carbon nanomaterials can 
be either dispersed in an insulating/conducting polymer matrix or employed in raw (or 
modified) formats. CPs loaded with carbon nanomaterials exhibit similar electrical prop-
erties and sensing mechanisms as CP sensors mentioned in the previous paragraphs, 
while they show strongly enhanced sensitivity [26]. Current flow in composites of carbon 
nanomaterials and insulating polymer composites relies on the pathway created by the 
conductive carbon molecules. The polymer material serves as an absorbent material 
whose volume increase as a function of the amount of analytes being absorbed. Figure 
2.3(a) shows how this swelling effect causes a disruption of conducting paths and, thus, a 
decrease in film conductivity. Some composite sensors achieve LOD in the part per tril-
lion (ppt) range [27] and show small degradation [28] in the atmosphere because of the 
physical sensing mechanisms. Sensitive layers of raw or catalyst-modified carbon 
nanomaterials, mostly carbon nanotubes (CNTs), also exhibit ppb-level LOD [29]. Simu-
lation results suggest that the sensing mechanism of CNTs could be surface charge den-
sity redistributions due to chemical bindings [30] (Figure 2.3(b)), which ultimately leads 
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to a change in CNT conductivity. Sensors employing carbon nanomaterials often show 
conductivity change of several decades at ppm analyte level, implying excellent LODs. 
Consequently, the required interface dynamic range of carbon nanomaterial sensors is 
similar to MOx sensors. 
 
(a) (b)  
Figure 2.3: (a) Swelling effect in composites of carbon nanomaterial and insulating 
polymers [25] and (b) charge density plot of CNT with chemical bindings [30]. 
 
2.1.2 Chemocapacitors 
Capacitive sensors exhibit multiple attractive advantages to engineers. Circuit en-
gineers treat chemocapacitors as a charge-based device that consumes approx. nanojoules 
in a single readout. From a process engineer’s point of view, the only difference between 
chemocapacitors and traditional capacitors is the dielectric material being replaced with 
the sensing material. Thus, chemocapacitors can be a simple parallel plate or 
interdigitated electrode structure, which are easy to implement with existing metal and 
passivation layers in commercial CMOS technologies. In terms of sensing material, 
chemocapacitors employ dielectric sensing films, mostly insulating polymers or porous 
oxide mixtures, and operate at room temperature. In general, chemocapacitors exhibit a 
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better long-term stability compared to CPs and MOx sensors. As the name suggests, the 
capacitance of a chemocapacitor changes in response to the absorption of target analyte. 
This sensor response can be attributed to two sensing mechanisms: (1) the change of the 
sensing film’s dielectric permittivity and (2) the film swelling due to the analyte absorp-
tion [31]. Figure 2.4 illustrates both effects in an interdigitated chemocapacitor. Depend-
ing on electrode pitch, film thickness, and sensing material (e.g., polymer or hard oxide 
mixture), one mechanism may dominate the other. 
 
 
Figure 2.4: Analyte absorption and swelling effect in interdigitated chemocapacitor. 
 
Chemocapacitors have been demonstrated for humidity, VOCs, and greenhouse 
gas sensing. Because of the high relative permittivity of water (~78.5), chemocapacitors 
are frequently considered the most promising solution for humidity sensors. Most 
chemocapacitors undergo chemical reaction-free sensing mechanisms and, hence, they 
show outstanding performances in terms of long-term drift and reproducibility; however, 
their major drawback is their generally low sensitivity. Microfabricated chemocapacitors 
normally show a capacitance changes in a few percent range upon exposure to thousands 
of ppm of analyte with baseline capacitances in the pico-Farad range [32], which implies 
that interface circuits must resolve femto-Farad capacitance changes. Some publications 
report that the sensitivity may be significantly improved with nanostructure sensing ma-









2.1.3 Chemical Field-Effect Transistor (ChemFET) 
ChemFETs are electrochemical sensors that evolve from traditional MOSFET 
structures. They include floating-gate ion-sensitive field-effect transistors (ISFETs) and 
chemical sensors based on TFT technology. A structure called capacitively-controlled (or 
coupled) field-effect transistor (CCFET) that combines an air-gap chemocapacitor with a 
FET is often considered a type of ChemFET [35, 36]. In industry, ISFET pH sensors have 
been commercially available for at least a decade; in academia, ChemFETs have been 
demonstrated in various applications, including as gas detectors and biomedical sensors 
[35]. The gate or body terminals of ChemFETs normally serve as interface to the sensi-
tive layers where analyte absorption/adsorption takes place, resulting in change of mate-
rial properties, and thus threshold voltage (VT). This sensing mechanism is governed by 
the following generalized VT equation [37]: 
   
       
 
 
          
   
     (2.1) 
where q is the electron charge, Cox is the gate capacitance per unit area, ϕF is the Fermi 
level of substrate, ΦG and ΦSub are work functions of the gate and substrate materials, re-
spectively, and Qss, QB, and Qox are surface state density, depletion-layer charge, and 
fixed oxide charge, respectively. The sorption of analyte on the gate electrode causes a 
change in ΦG, while the sorption of analyte on the body results in change in ΦSub and ϕF, 
or even the carrier mobility in the channel, which is not shown in the above equation. In 
the ISFET case, the gate conductor is removed and replaced by a floating reference elec-
trode in contact with liquid, allowing the gate oxide to interact with liquid. In this case, 





              (2.2) 
where EREF is the reference electrode potential relative to vacuum, Ψ0 is the oxide surface 
potential, and χsol is a constant of the dipole potential of the solution. The binding of hy-
drogen ions to the gate oxide causes Ψ0 to decrease linearly with logarithmic hydrogen 
ion concentration in the liquid. Conducting polymers, ceramics, metal oxides, and carbon 
nanomaterials are popular gate and body/substrate materials in chemical sensing applica-
tions [38, 39]. Similar to chemoresistors, these materials can suffer from severe degrada-
tion when being exposed to the atmosphere or interacting with analytes. A strong current 
decrease associated with continuous DC bias is also observed [40, 41], suggesting that 
introducing an off-state to relieve device stress during the measurement cycle is prefera-
ble. 
The variations of VT, in the mV range, can be either characterized directly by 
means of a gate-source voltage (VGS) measurement at a constant drain-source current (IDS) 
bias in the saturation region or indirectly through the change in IDS at constant VGS and 
drain-source voltage (VDS). Normally, the former method is preferred since VGS varies 
linearly with VT. Although the IDS-VGS relation is nonlinear, ChemFETs can provide extra 
gain if they follow the conventional MOSFET IDS-VGS relationship. Assuming operation 
in the saturation region, the amplification factors in strong and weak inversion regions are 
given in (2.3) and (2.4), respectively: 
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where k is the Boltzmann constant, T is the absolute temperature, and n is the MOSFET 
subthreshold factor. While ChemFETs are based on the concepts of MOSFETs, they 
sometimes operate at voltages incompatible with CMOS circuits. As an example, the 
work function of specialized gate/substrate sensing materials may locate the ChemFET 
VT beyond the normal VT (<0.8V) found in sub-micron CMOS processes [42, 43]. Unlike 
CMOS processes, adjusting VT by modifying channel doping level with ion-implantation 
may not be applicable to ChemFETs. Hence, ChemFETs may require a supply voltage 
higher than the nominal operating voltage of a specific CMOS process and the system 
power source, e.g., <3.6V for lithium-ion batteries or 1.5-3V for button cells. To improve 
the capability of the interface circuits, the designer may consider implementing an 
on-chip charge pump or a DC-DC boost converter. In terms of IDS, ChemFETs are often 
operated in the low μA range or below. Not only is low-power electronics a trend, but al-
so the Joule heating associated with higher currents may cause permanent damage to the 
ChemFETs. 
 
2.1.4 Interface Circuit Specifications 
So far, types of impedimetric electrochemical sensors and their characteristics 
have been introduced. Based on information gathered from multiple review papers [17, 
20, 22, 25, 31, 38, 39, 44-50], Table 2.1 summarizes sensor baseline impedance ranges, 
ChemFET bias ranges, sensor response ranges, and some specific issues to be considered 
in interface design. 
The next step is to compile interface specifications according to the information 
given in Table 2.1. Clearly, three-terminal ChemFETs exhibit significant fundamental 
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differences compared to two-terminal passive impedimetric sensors. The final approach is 
to implement two systems: one system deals with passive sensors, called the passive 
sensor interface in the following, while the other is dedicated to active sensors, called 
ChemFET interface. Table 2.2 and Table 2.3 list all specifications to be achieved in the 
passive sensor interface and the ChemFET interface, respectively. 
 
























CP (metallic) 100Ω - 100kΩ < ±10% 
Polarization effect 
1/f noise 















Polymer 1pF - 100pF < ±10%  
Emerging 
Materials 










IDS up to 10μA 
VGS up to 10V 
VDS up to 15V 
∆IDS ≈ ±1% 
∆VT ≈ ±10mV 
DC stress 
 
Beginning from the top level, the upmost goal of this thesis is a low-power chem-
ical sensing system operated by a battery. Among the variety of batteries, 
non-rechargeable lithium button cells demonstrate superior self-discharge rate and energy 
density. Ideally, a 3V-1000mAh coin cell [51] can provide continuous power to an 114μW 
system for 3 years, and hence an average power consumption of <100μW is desirable. 
The second important specification associated with chemical sensing is data readout pe-
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riod, which is normally considered to be in the range of seconds since chemical sensors 
react with analytes at slow speed, i.e., time constant from seconds to minutes. Thus, an 
output data rate of 1Hz is sufficient. Both system specifications determined so far are ap-
plicable to both passive sensor interface and ChemFET interface. 
By merging the nominal baseline resistance and sensitivity of the listed 
chemoresistors, it can be found that a suitable passive sensor interface should accommo-
date resistances from 100Ω to 100MΩ and provide 1% accuracy to resolve nominal 
<10% responses, corresponding to a 1% linearity as well as at least 40dB signal-to-noise 
ratio (SNR). The required dynamic range (DR) equals to 160dB. Here, the dynamic range, 
DR, is introduced to evaluate the performance of resistance and capacitance measurement 
circuits according to the definition published in the literatures [52]: 
          
                 
                    
     (2.5) 
under the condition that SNR, which includes the quantization noise that limit the resolu-
tion, should be better than linearity across the full measurement range. For instance, an 
interface achieving 1% linearity in a specific range should also satisfy an SNR larger than 
40dB. One should not mix up this definition with signal-to-noise dynamic range (SNDR) 
used to assess ADC performance. In fact, DR is a parameter that incorporates partial in-
formation of resolution, integral non-linearity (INL), and relaxed SNR in ADCs. Besides 
the DR, electronic circuits provide possible solutions to issues of aforementioned polari-
zation effect and commonly observed high flicker noise (1/f noise) [53]. Regarding the 
capacitance DR, because the signal strength varies dramatically with different sensing 
materials, the accuracy is kept at 1% while the upper measurement limit should be ex-
tended 10 times beyond the baseline capacitance (1pF - 1nF), resulting in a DR of 100dB. 
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160dB (100Ω - 100MΩ, 1% Linearity) 
100dB (1pF - 1nF, 1% Linearity) 
40dB 
Reduce sensor 1/f noise 
Reduce polarization effect 
 
The ChemFET interface has few challenges if it is designed exclusively for 
ISFETs, because ISFETs are fully compatible with CMOS processes in terms of manu-
facturing and operating voltages. However, a generalized ChemFET interface should 
demonstrate ability to generate high VGS and VDS biases. Expect for the additional power 
and readout requirements, specifications in Table 2.3 are exactly the same as the last row 
of Table 2.1. 
 











Up to 10μA 
Up to 10V 
Up to 15V 
∆IDS = 1% 
∆VT = 10mV 
Bias stress 
 
2.2 Integrated Interfacing Techniques 
Although the history of impedimetric chemical sensors can be traced back to the 
1960s, it wasn’t until the 1990s that people began paying attention to the integration of 
interface circuits [54, 55]. The reason is the relatively late maturity of integrated circuit 
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technologies and the recently increasing desire for stand-alone SoC sensor systems for 
environment monitoring and bio-chemical applications. The sub-chapter summarizes an 
exhausted literature survey of state-of-the-art integrated interfacing techniques for 
impedimetric sensors. Similar to Chapter 2.1, interfaces for chemoresistors, 
chemocapacitors, and ChemFETs are discussed separately. Multi-functional interfaces 
that measure resistance and capacitance simultaneously are discussed independently in 
Chapter 2.2.3. 
 
2.2.1 Chemoresistor Interfaces 
Before dedicated integrated interfaces for chemoresistors were proposed, re-
searchers simply substituted resistor(s) in a voltage divider or a Wheatstone bridge (Fig-
ure 2.5) with chemoresistor(s) and measured the change of the output voltage VO, which 
is related to sensor responses, i.e., the resistance change ΔR [56, 57]. However, this ap-
proach is rarely used today because the intrinsic non-linear relation between VO and ΔR 
leads to a significant linearity error when ΔR is much greater than a few percent with re-
spect to the baseline resistance. 
 
(a) (b)  
















In terms of integrated circuit approaches, all published chemoresistor interfaces 
can be classified into two groups: direct measurement circuits and resistance-controlled 
oscillators (RCO). 
In direct measurement circuits, a current voltage, I-V, measurement is used to ex-
tract either the V-R or I-R relationship based on Ohm’s law. Either a test current IREF or a 
test voltage VREF is applied across the chemoresistor and the resistance values are ob-
tained by measuring either output voltage VSEN or current ISEN, respectively. In 1994, 
Kordas, et al. demonstrated a topology similar to a four-wire measurement [58]: a VSEN 
produced by a reference current IREF flowing through a conductive sensing material is 
sampled with a capacitor and then amplified by a switched-capacitor (SC) amplifier. A 
few years later, Cardinali, et al. employed a continuous-time delta-sigma modulator 
(DSM) to integrate (sigma) the difference between sensor signal ISEN, generated by VREF, 
and reference current sources (delta) [59]. Additionally, compensation for humidity and 
alcohol are also implemented in this system; this is accomplished by weighing the inte-
gration factor of the DSM with bitstream-modulated duty-cycles and summing data from 
multiple sensors with an interleaving adder and a digital accumulator. An on-chip 4×4 
MOx sensor array with simple front-end circuitry was proposed by Guo, et al. [60]. Each 
sensor is tested with an IREF and differentially biased in the middle of positive and nega-
tive supply. 
To expand the resistance measurement range, Barrettino, et al. and Ng, et al. took 
advantage of the logarithmic relation between voltage and current in a p-n junction diode 
to compress the voltages generated by ISEN [61, 62]. Besides the readout circuitry, the 
former work includes a fully-integrated sensor array system including MOx sensors with 
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heating controllers, ADCs, and a digital I
2
C interface; the later work includes a MOx 
sensor array and a spike pattern generator. While the logarithmic compression increases 
the measurement ranges, a linear measurement is still more preferable in terms of resolu-
tion and linearity. Grassi, et al. realized a 160dB DR (0.1% accuracy within 5 decades) 
linear measurement system based on ISEN readout [52]. However, because ISEN is not log-
arithmically compressed and the chip supply is limited, the 5-decade measurement range 
is divided into 10 sub-ranges with a programmable transimpedance amplifier controlled 
by a digital-to-analog converter (DAC) and a programmable resistor array. Moreover, to 
achieve continuity and reduce gain error between each sub-range, calibrations have to be 
performed and stored, then converted into analog currents through a DAC and a resistor 
bank before taking measurements. 
When low power is the major concern, switched-capacitor (SC) circuits are first 
choice because of their low-energy charge-based signal conversion. Cho, et al. designed 
an IREF-VSEN topology for CNT gas sensors that is followed by a SC successive approxi-
mation (SAR) ADC optimized for conversion efficiency and consumes only 32μW [63]. 
This system achieves 97dB DR within 8 sub-ranges after calibrations. 
Besides DR and power consumption, some research groups address other practi-
cal issues of chemoresistors, such as polarization effects and long-term drift, in their re-
search. For certain chemoresistors, the long-term drift can exceed the responses caused 
by the analytes and, thus, can lead to fault detection. A possible solution proposed by Mu, 
et al. is to periodically track and remove the baseline resistance [64]. At the cost of 22 
sub-ranges spanning 60kΩ to 10MΩ, they can attain 125ppm resolution in each 
sub-range, but their full-range linearity is not reported. Regarding the mitigation of po-
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larization effects, Garcia-Guzman, et al. applied bipolar IREF pulses to the chemoresistors 
and demonstrated a ratiometric readout topology to cancel out the long-term drift result-
ing from the material degradation and temperature variation [65]. Thereby, the testing 
IREF that flows into the sensor is generated by applying VREF across an inactive reference 
sensor made up of same sensing material, generating a ratiometric output between the 
sensor and the reference. They showed only simulation results of circuit together with 
well-modeled chemoresistors. D’Amico, et al. implemented an on-chip lock-in amplifier 
to improve the system sensitivity [66], because of its ability to recover tiny signals in a 
noisy environment. The restriction that lock-in amplifiers only accept sinusoidal signals 
is not merely negative. In fact, this enforcement of applying sinusoidal excitations to 
chemoresistors will also reduce polarization effects. 
Table 2.4 and Table 2.5 summarize discussed chemoresistor interfaces using the 
direct measurement configuration, categorized by IREF and VREF stimulations, respectively. 
Different topologies are depicted in simplified system blocks. Important parameters, in-
cluding measurable resistance range, linearity or resolution, power consumption, and 
output signal format are listed. If the full measurement range and either the full-range 
linearity or the resolution are available, the DR of the system is evaluated. It can be seen 
that high DR and/or low power consumption can be achieved in some topologies at the 
expense of a large number of sub-ranges. However, without calibrations to correct offsets 
and gain errors between each sub-range, device mismatch and process variation could be 
catastrophic to the full-range linearity. Although range division is often found in wide DR 
systems such as hand-held multi-meters, it is not friendly to integrated circuit (IC) sys-
tems that target mass production because of the above reasons. Generally, the amount of 
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cost and work increases with increasing number of sub-ranges. 
 








et al. [58] 
 






et al. [60] 
 




et al. [63] 
 




DR = 97dB 
32μW Digital 
Mu, 
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1kΩ - 10MΩ 
(single range) 
10 bits Resolution 
(full range) 
DR = 60dB 
N/A Digital 
Ng, 
et al. [62] 
 
N/A N/A Digital 
Grassi, 
et al. [52] 
 




DR = 166dB 
6mW Digital 
Garcia-Guzman, 
et al. [65] 
(simulation) 
 
N/A N/A Analog 
D’Amico, 
et al. [66] 
 
N/A 3mW Analog 
 
The RCO is an oscillator whose clock frequency depends on resistance values. 
The most significant benefit of representing resistance in the frequency domain is to cir-
cumvent the DR limitation caused by the supply voltage in IREF stimulation cases and, 
thus, reduce the number of sub-ranges needed. As a result, RCOs are particularly attrac-
tive in wide DR circuit design. Another advantage of RCOs is their semi-digital output 























perform full digitization. RCOs originally evolved from the topology of VREF stimulated 
direct measurement. Rather than measuring the current directly, ISEN is taken by a relaxa-
tion oscillator or a ring oscillator to determine their oscillation time constant. The relaxa-
tion oscillator integrates ISEN and resets at a specific level periodically; the ring oscillator 
integrates a decayed ISEN to change the state of its inverting stages periodically. In simple 
terms, the chemoresistor is utilized to change the RC time constant of an oscillators. 
Merino, et al. implemented an RCO interface by introducing a resistor-controlled 
delay stage into a ring oscillator [67]. The delay stage is simply an RC delay made up of a 
chemoresistor and a fixed capacitor. 
The operation principle of RCO interfaces utilizing a relaxation oscillator topolo-
gy is briefly discussed in the following. A VREF is applied to the chemoresistor to generate 
a resistance-dependent ISEN. ISEN is then integrated by a fixed capacitor CT to produce a 
ramping voltage whose slew rate is the ratio of ISEN and CT. A fixed reset level VRST or 
hysteresis window VHYS defined by designers determines when the integration is reset or 
reversed. It can be shown that, for a general relaxation oscillator, the oscillation period 
τOSC is proportional to the (chemo)resistor values if the comparator delay is assumed to 
be negligible: 
      
      
    
  
          
    
     
      
    
 
          
    
      (2.6) 
Grassi, et al. built a RCO based on the relaxation oscillator topology with an operation 
amplifier (OPA)-based integrator, current mirrors, and comparators [68]. After calibration, 
their system achieves 168dB DR within 3 sub-ranges. Grassi’s architecture was later rep-
licated by Bagga, et al. in a sensing system comprising an on-chip SnO2 sensor, a relaxa-
tion-oscillator-based heater driver, and a RCO interface [69]. The RCO in Bagga’s system 
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is a simplified version compared to Grassi’s design. Besides using a regular OPA and 
comparator, Ferri, et al. demonstrated that all functions in a traditional relaxation oscilla-
tor can be realized with a single fundamental block, a second generation current conveyor 
(CCII) [70]. They only show simulation results of the integrated system, while the circuit 
functionality is verified with a PCB prototype. 
Similar to Table 2.4 and 2.5, Table 2.6 summarizes different topologies of 
RCO-based interfaces and their respective performances. In comparison to direct meas-
urements, RCOs easily reach 100dB DR because frequency has an ideally infinite DR, if 
the observation time is unlimited and clock jitter is kept sufficiently low. However, RCOs 
are usually power hungry, which is due to their high oscillation frequency and large VREF 
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DR = 142dB 
15mW 




DR = 163dB 
Bagga, et al. [69] 
 




DR = 73dB 
N/A 
Ferri, et al. [70] 
(simulation) 
 




DR = 122dB 
700μW 
 
2.2.2 Chemocapacitor Interfaces 
The pico-Farad baseline capacitance and femto-Farad response of 
chemocapacitors lie in the range that CMOS circuitry can easily handle. Compared to the 
chemoresistor interfaces in the previous sub-chapter, chemocapacitor readout circuitry 
encounters fewer challenges. Hence, rather than researching stand-alone chemocapacitor 
interfaces, most circuits were published in articles focusing on sensor design. Because 
capacitive humidity sensors have been proposed in the 1980s [31], chemocapacitor inter-

















cuits were published after 2000s. 
According to its definition, capacitance can be evaluated by the amount of charge 
being held per unit voltage across a capacitor. Designers can hence consider taking ad-
vantage of SC amplifiers. Charge redistribution amplifiers, a slight variation of SC am-
plifiers, have long been a popular circuit for capacitance to voltage conversion. Dura, et 
al. and Qiu, et al. utilized similar charge redistribution amplifiers in monolithic humidity 
sensing systems to measure the capacitance difference between the sensor CSEN and a 
reference CREF [71, 72]. Their architecture is essentially a two-input SC summation am-
plifier. Instead of summing input voltages, the sensor and the reference serve as input 
weighting capacitors that determine different gains to corresponding fixed input voltages. 
When CSEN and CREF take turn to be fully charged and discharged in the same clock phase, 
the common mode charges will exchange between CSEN and CREF and only the difference 
charges will be forced into a feedback capacitor CFB. Assuming an ideal OPA, the output 
voltage VOUT of the charge redistribution amplifier is governed by the following equation: 
        
    
   
   
    
   
 (2.7) 
where Vα and Vβ are DC voltages applied to CSEN and CREF inputs, respectively. The po-
larity in the equation depends on the timing of sampling or resetting, i.e., within either 
one of the clock phase. Dura’s design was a basic version with same the Vα and Vβ; Qiu 
enhanced the amplifier with a low-pass feature and left Vα and Vβ tunable to compensate 
for offsets in the OPA and initial mismatch between CSEN and CREF. 
As the frequency of RCOs relies on an RC time constant, a counterpart called ca-
pacitance-controlled oscillators (CCOs) can also be realized in either a relaxation oscilla-
tor or ring oscillator architecture. Baltes, et al. integrated a polysilicon-polysilicon capac-
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itive humidity sensor into a relaxation CCO using a CMOS process [73]. Comparing their 
CCO with equation (2.6), CT is replaced by CSEN and ISEN becomes an on-chip constant 
current source IT. Consequently, τOSC can be shown to be proportional to CSEN: 
      
        
  
      (2.8) 
Yang, et al. considered the humidity sensor as an additional capacitive load in a ring os-
cillator that increases and modulates the gate delay, resulting in a change of the oscilla-
tion frequency [74]. 
The possibility to leverage DSM for capacitance readout has also been explored. 
A discrete-time DSM has a SC integrator input stage whose sampling capacitor can be 
substituted with CSEN. Sampling a fixed input voltage with CSEN is similar to sampling a 
variable input voltage with a fixed capacitor in the delta-sigma ADC case, both resulting 
in a variation in the sampling charges. Cardinali, et al. and Cornila, et al. successfully 
combined chemocapacitor with DSMs [59, 75]. The former is a single-ended topology 
and the latter is a fully-differential DSM; nevertheless, both circuits can measure the dif-
ference between the CSEN and a CREF. Sometimes, it is desirable to measure absolute ca-
pacitance value, which is achievable with a SC resistor emulator. SC resistor emulators 
have an equivalent resistance of 1/fC, where f is the switching frequency and C is the ca-
pacitance. By applying a fixed voltage and measuring the current, capacitance can be de-
termined. Boltshauser, et al. employed this concept by switching a capacitive humidity 
sensor and measuring the average current of the sensor [76]. 
Table 2.7 summarizes the discussed interface circuits for chemocapacitors. As 
mentioned before, chemocapacitor interfaces are usually not a stand-alone research topic 
and thus, independent circuit performances are not reported in most literatures. 
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Table 2.7: Summary of chemocapacitor interfacing techniques. 
Literature Topology Output 
Dura, et al. [71] 
Qiu, et al. [72] 
 
Analog Voltage 
Baltes, et al. [73] 
 
Digital Clock 
Yang, et al. [74] 
 
Digital Clock 
Cardinali, et al. [59] 
Cornila, et al. [75] 
 
Pulse Density 




2.2.3 Multi-functional Interfaces and Impedance Spectroscopies 
Multi-functional interfaces and impedance spectroscopy refer to circuitry that is 
able to measure resistance and reactance of sensors with a single circuit architecture. In 
practice, large inductance suitable for low frequency sensing applications is not easily 
realized with micro-fabrication technologies and, thus, inductive chemical sensors and 
their interfaces are seldom found. Ferri, et al., modified an RCO-based chemoresistor in-
terface, which was originally designed for large DR applications, to measure the parallel 
capacitance of the sensors [77, 78]. The working principle of their circuit is shown in 
Figure 2.6: the chemical sensor and a parasitic parallel capacitor CPAR are excited simul-


















output of a hysteresis comparator. Because the non-zero CPAR causes a rapid charge injec-
tion into the feedback capacitor CFB, the integrator output VINT becomes a superposition 
of triangular and square waves. Intuitively, it can be view as a two-input summation am-
plifier: one input for integration and the other for amplification. As VINT is limited by the 
hysteresis voltage VHYT, the additional up and down steps force a change in the oscilla-
tion period. VINT is further compared to a fixed level and, using some logics, converted 
into a VDT pulse whose period and duty-cycle are related to RSEN and CPAR through rather 
complicated equations. Ferri’s circuit was published in two versions in 2009 [77] and 
2013 [78]. The earlier one consumes 4mW and exhibits a resistance DR of 141dB (1% 
linearity from 470kΩ to 50GΩ) and a capacitance DR of 41dB (0.3pF accuracy from 0pF 
to 33pF); the more recent version consumes less power (600μW) but shows a lower re-
sistance DR of 80dB (10% linearity from 100kΩ to 100MΩ) and a 10% capacitance ac-
curacy in the range of 0pF to 22pF. 
 
 
Figure 2.6: System diagram of modified RCO for parallel capacitance extraction [77]. 
 
Impedance spectroscopy uses part of the lock-in amplifier architecture to acquire 
the real and the imaginary parts of an unknown impedance. The fundamental principle is 










convert the real and imaginary part of the impedance to DC levels. A chemical sensor ex-
hibiting an impedance Z is driven by a sinusoidal AC voltage Asin(ωt) with amplitude A 
at a given frequency ω to generate a sensor current ISEN = Asin(ωt - θ)/|Z| at the same 
frequency with a phase shift θ. ISEN is then multiplied by a square wave in phase with the 
excitation signal and integrated (and filtered) over several periods to obtain the real part 
of the impedance. If ISEN is multiplied by a 90-degree phase-shifted square wave, the 
output will be the imaginary part of the impedance. Mathematically, the results of both 
multiplications are expressed in equations 2.9 and 2.10, where Z = R + jX denotes the 
sensor impedance and N is the number of integration cycle: 
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 (2.10) 
Manickam, et al. and Yang, et al. implemented integrated impedance spectroscopy cir-
cuits for biosensor arrays [79, 80]. Manickam’s circuit, shown in Figure 2.7(a), consists 
of a traditional lock-in stage followed by a low-pass filter (LPF). The LPF is used to re-
move the harmonics generated by the multiplication, which should give sufficient sup-
pression to signal frequency down to ω, the first harmonic. The system allows sensing 
currents ISEN from 330pA to 25μA, corresponding to 97dB DR, at 10Hz bandwidth. The 
power consumption is 848μW per pixel in a 10×10 on-chip sensor array. Shown in Figure 
2.7(b), Yang’s circuit has a pseudo-DSM after the multiplier and a counter to serve as a 
moving average filter for decimation. The DSM can reduce noise the level by integrating 
and oversampling ISEN. Their system can accept ISEN from 78fA to 100nA within 3 
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sub-ranges, but the full-range linearity is not provided. The power consumption is only 
6μW. 
 
(a) (b)  
Figure 2.7: System diagrams of two lock-in impedance spectroscopy systems (a) using 
conventional LPF [79] and (b) employing first-order DSM [80]. 
 
Murali, et al. proposed an unconventional impedance spectroscopy circuit using 
an on-chip DSM and external DSP for conductive polymer sensor arrays [81]. Their sys-
tem is designed to measure the impedance ratio between a sensor, a Wheatstone bridge 
consisting of two diagonally arranged chemoresistors and two traditional resistors, and a 
reference pixel (resistor) containing an inactive sensor. Both sensors and reference are 
driven by an AC signal up to 10kHz and the output currents are fed into several amplifier 
and DSM stages right next to each pixel. The bitstreams of the DSM are processed by 
off-chip fast Fourier transform (FFT) DSP followed by additional computation to extract 
the relative impedance between sensors and reference. The system provides a DR of 
48.9dB and consumes 1.9mW in each pixel. 
The advantage of impedance spectroscopy is its ability to analyze impedance as a 
function of frequency. However, it requires a variable frequency driver with a clean spec-
trum and a well-controlled amplitude and, thus, [79-81] typically relies on external 
















any harmonics in ISEN, caused by the driving signal, results in additional DC components 
that degrade the linearity of the outputs. If circuit complexity and power consumption are 
not major concerns, on-chip AC signal generators such as direct digital synthesizers 
(DDS) and phase lock loops (PLL), could be a solution. 
 
2.2.4 Chemical Field-Effect Transistor (ChemFET) Interfaces 
A significant amount of effort has been devoted to integrated ISFET interfaces, 
yet there is no publication proposing a generic interface circuit for ChemFETs. Although 
the literature search performed for this sub-chapter only yielded ISFET interfaces, the 
strategy is to discover common circuit techniques for FET-type sensors and leverage 
them in the proposed design. ISFET interfaces come in many variations, but most of them 
are based on three operation principles: constant current mode, constant voltage mode, 
and ISFET OPA, which are illustrated in Figure 2.8. The FET symbols with bold gate 
terminal denote the ISFETs; the gate of the ISFET is a floating electrode biased at VREF 
and coupled through a liquid. VD and VS denote drain and source voltages, respectively. 
In constant current mode (Figure 2.8(a)), IDS, VD, and VREF are kept constant. The 
change in threshold voltage ΔVT can be determined by measuring the source voltage VS, 
as VS changes equally but negatively with ΔVT (ΔVS = -ΔVT). In constant voltage mode 
(Figure 2.8(b)), ΔVT is measured indirectly through the change of IDS when all terminals 
are given constant voltage biases. The ISFET OPA (Figure 2.8(c)) is essentially a con-
stant current mode architecture in a differential configuration, realized by the differential 
input pair of an OPA comprising the ISFET and a normal reference ISFET (REFET). The 
negative feedback through a transimpedance stage forces the ISFET to bias at a constant 
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IDS related to the tail current IREF. ISFET OPAs have the advantage to reject common 
mode variations such as VT and temperature drifts. 
 
(a) (b) (c)  
Figure 2.8: ISFET interface topologies: (a) constant current mode, (b) constant voltage 
mode, and (c) ISFET OPA. 
 
Based on the topology in shown Figure 2.8(a), Tzukada, et al. integrated an 
ISFET array with on-chip buffers and multiplexers in the late 1980s [82]. In 1990s, Palan, 
et al. and Ravezzi, et al. improved Tzukada’s topology by VDS regulation to allow triode 
region operation [83, 84]. Palan implemented two identical circuits to perform a differen-
tial readout. Instead of reading VS, Thanachayanont, et al. made slight modification to the 
current mode topology to measure the difference in channel resistance between ISFET 
and REFET and convert it into a current [85]; only simulation results were reported. For 
temperature compensation, Chung, et al. designed a VT extractor and an external soft-
ware-based algorithm to remove the temperature dependency of VT [86, 87]. They also 
included an LCD driver and a calibration circuit in the same chip. P. K. Chan, et al. ana-
lyzed the ISFET temperature dependency and proposed an iteration method to find the 
athermal biasing point to minimize temperature effects [88]. The VT in their circuit is 
measured in terms of VGS through a self-biasing scheme which ties VS to ground to re-

















8×8 array and added a frequency domain DSM for digitalization [89]. A robust system 
consisting of memory, microcontroller unit (MCU), and an analog front-end circuit simi-
lar to Palan’s design was presented by Hammond, et al. [90] 
In constant voltage mode, Shepherd, et al. biased ISFETs in their subthreshold re-
gion [91]. The author derived the translinear relation between IDS and pH level and veri-
fied it by simulation. Kalofonou, et al. utilized a Gilbert gain cell to realize a differential 
measurement and current output in the subthreshold region [92]. In Bausells’, et al. and 
Chin’s, et al. designs, ISFETs were biased with constant VDS in the triode region to serve 
as VT-controlled variable resistors. Then, the ISFETs were embedded into instrumenta-
tion amplifiers to modulate the gain and, hence, output voltage of the amplifier [93, 94]. 
Morgenshtein, et al. showed that the differential measurement of an ISFET/REFET pair 
can also be realized with a Wheatstone bridge in simulation results [95]. Besides, they 
demonstrated four possible configurations in constant current and constant voltage modes 
for n-type and p-type ISFETs [96]. One of these configurations was employed and im-
plemented in a differential readout topology by Chodavarapu, et al. [97]. 
ISFET OP-Amps have been implemented because of their self-feedback, differen-
tial, and low output impedance advantages. In 1989, Wong, et al. proposed a scheme with 
two ISFET OPAs to show the signal difference between two ISFETs with heterogeneous 
gate coating materials, Ta2O5 (58-59mV/pH) and SiOxNy/Si3N4 (18-20mV/pH) [98]. A 
single ISFET OPA can mitigate temperature effects with a REFET counterpart, however, 
it still required an off-chip “ideal” reference electrode, normally an Ag/AgCl wire or a 
calomel electrode. Using an additional ISFET OPA, the authors relaxed the requirement 
for an ideal electrode and, thus, the counter electrode can be implemented on-chip with 
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an available Au/Cr noble metal. This differential difference topology achieved a 
40-43mV/pH sensitivity and accomplished a fully integrated ISFET system. A single 
ISFET OPA was revisited and deeply studied by Neuzil to evaluate light effects [99]. A 
liquid imager was built by Goh, et al. with a two-dimensional ISFET OPA array [100]. 
The imager can provide fully digital outputs and perform self-calibration to remove initial 
pixel mismatch. 
Not falling into the three previously discussed categories, a simple two-transistor 
inverting amplifier employing a p-type ISFET as the active load (i.e., ISFET current 
source) was proposed by Liu, et al. [101]. The amplifier is driven by a large-signal trian-
gular wave, and thus the amplifier output is a square wave and ΔVT is sensed indirectly 
through the change of the square wave duty cycle. A detail is that ΔVT causes a change of 
the ISFET sourcing current and, thus, the switching level of the triangular wave and the 
output duty cycle. 
The state-of-the-art ISFET interfaces and their respective features are summarized 
in Table 2.8. Although the literature search results did not yield any solution to the major 
challenge, namely high bias voltages, of a generic ChemFET interface, they suggest that 
operating ChemFETs in different modes or bias regions may provide benefits to a specific 
application. Consequently, in addition to the voltage range, expanding ChemFET inter-







Table 2.8: Summary of ChemFET interfaces. 




Tzukada, et al. [82] ISFET array 
Multiplexer 
Palan, et al. [83] 
Ravezzi, et al. [84] 
Accurate VDS regulation 
Thanachayanont, et al. [85] 
(simulation) 
Differential output 





P. K. Chan, et al. [88] Athermal IDS biasing 
W. P. Chan, et al. [89] 8×8 ISFET array 
Frequency domain DSM 






Shepherd, et al. [91] 
(simulation) 
Subthreshold operation 
Kalofonou, et al. [92] Gilbert gain cell 
Bausells, et al. [93] 
Chin, et al. [94] 
Triode operation 




ISFET inverter with OP-Amp feedback 
Chodavarapu, et al. [97] ISFET inverter with OP-Amp feedback 
ISFET 
OP-Amp 
Wong, et al. [98] Differential readout 
Neuzil [99] Light effect measurement 
Goh, et al. [100] ISFET array averaging 
Auto-calibration 










MICROFABRICATED IMPEDIMETRIC CHEMICAL SENSORS 
 
This chapter introduces two in-house microfabricated chemical sensors: a multi-
functional passive impedimetric sensor and an indium-gallium-zinc-oxide (IGZO) TFT 
ChemFET. The device structures, fabrication steps, and operation principles will be de-
scribed in the following sub-sections. These sensors are ultimately interfaced with the 
proposed circuits. Thus, preliminary gas measurements were carried out in a customized 
gas-setup, which will be described in Chapter 6, using bench-top measurement equipment 
to verify sensor functionalities and establish design criteria for the interface circuits. 
 
3.1 Multifunctional Passive Impedimetric Chemical Sensor 
Like many chemical sensors, (room-temperature) impedimetric sensors are often 
limited in terms of their selectivity, i.e., their ability to distinguish between different 
analytes. One way to improve the analyte discrimination is to use higher-order sensing 
systems [102], e.g., a sensor array coated with different (partially selective) sensing films, 
so that the property change, e.g., conductivity, of multiple sensors upon analyte sorption 
forms a characteristic pattern to a specific analyte. Using proper pattern recognition algo-
rithms, sensor selectivity can ultimately be improved. Alternatively (or in addition), dif-
ferent properties of the sensing films can be explored using multi-transducer arrays [11]. 
By using so-called multifunctional sensors, different properties of the same sensing films 
can be measured subsequently or simultaneously [103, 104]. As the title of this 
sub-chapter suggests, the present work aims at combining a chemoresistor and a 
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chemocapacitor in a single device structure. This way, depending on the particular sens-
ing film, either resistive response, capacitive response, or both can be explored in a given 
application. 
The electrode layout and the cross-section of the proposed multifunctional 
impedimetric sensor are shown in Figure 3.1. The sensor structure comprises a set of 
non-passivated interdigitated finger electrodes that serve as the two terminals of the resis-
tive sensor. A third, passivated conductor meanders in-between the two finger electrodes 
and forms one electrode for the capacitive sensor. In resistance measurement mode, the 
coating resistance is measured using the non-passivated finger electrodes, while the me-
andering capacitive electrode is kept floating. In capacitance measurement mode, the two 
finger electrodes are shorted to each other and form the counter-electrode to the 
passivated electrode. If the system is properly designed, one can rapidly switch between 
the two measurement modes to improve analyte discrimination. 
 
(a)   
 
Sensing Film Silicon Dioxide 
(b) Capacitor Electrodes Resistor Electrodes 













Figure 3.2 shows a microscope image of a corner of the fabricated multifunctional 
sensor with two gold finger electrodes and the passivated third electrode meandering 
in-between. The impedimetric microsensors are fabricated using a three-mask process. 
The process flow begins with growing a layer of thermal oxide on a blank silicon wafer 
for isolation. Next, a 250nm thick gold layer is deposited, patterned and subsequently 
passivated using a PECVD silicon nitride film to form the meandering capacitor electrode. 
The pad regions are then opened and the nitride between neighboring metal lines is par-
tially etched away under the condition that the sidewalls of the passivated capacitor elec-
trodes are still protected by nitride. The purpose of this step is to allow the coated sensing 
film to nestle closer to the passivated electrode. Finally, another 250nm thick gold layer 
was deposited and patterned with lift-off process to form the interdigitated electrodes of 
the resistor contacts. While the devices tested in this work were fabricated in a dedicated 








On the same wafer, devices with different overall dimensions and electrode pitch-
es were fabricated to investigate the effect of the device dimension on the chemical sens-
ing performance. A 5×5mm
2





, and four 0.5×0.5mm
2
 devices. Devices with electrode pitches 
from 3μm to 6μm are randomly distributed across the wafer. Chemoresistors and 
chemocapacitors (not multi-functional sensor) are also fabricated on the same wafer in a 
similar manner. The former is a structure without the meandering electrode; the latter is 
simply a passivated chemoresistor. After polymer coating, these dimensions typically re-
sult in baseline capacitances >10pF and film resistances ranging from few ~10Ω to 
~100MΩ, strongly depending on the sensing film material. 
In this work, the performance of resistive/capacitive multisensors coated with di-
electric polyepichlorohydrin (PECH) and conductive poly(3,4-ethylenedioxythio-
phene)-poly(styrenesulfonate) (PEDOT:PSS) (purchased from Sigma-Aldrich) sensing 
films was examined. Solid PECH was dissolved in gently heated (50°C) chloroform and 
spray-coated onto individual sensor chips, resulting in typical film thicknesses of 2μm. 
The PEDOT:PSS used in this work is dispersed in water, which makes evaporation too 
slow to distribute the polymer uniformly across the chip by spray coating. Thus, a simple 
drop coating technique was implemented which results in a uniform film coating of 
approx. 2μm. 
Considering measurement flexibility and noise performance, the device resistance 
and capacitance were measured separately using a Keithley 2636A System Source Meter 
and an Agilent 4284A Precision LCR Meter, respectively. The capacitances were meas-
ured at a frequency of 10kHz. The measurement mode, either AC or DC, was found to 
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significantly affect the signal shape and device stability in the resistive measurement. Ini-
tially, resistive measurements were performed by sourcing a constant DC current and 
measuring the voltage drop across the sensor. It was found that the DC bias rapidly de-
grades the PEDOT:PSS coating conductivity, resulting in an approx. 20 times increase in 
the baseline resistance. It is speculated that polarization effects in the polymer cause this 
significant resistance change. To mitigate such polarization effects and improve the 
long-term stability, bipolar AC pulses with a 5% duty cycle were applied every second 
for all resistance measurement shown in the later sections.  
Figure 3.3 compares the sensor responses of a PEDOT:PSS-coated device ex-
posed to 1500, 3000, 4500, 6000, 6000, 4500, 3000, and 1500ppm of ethanol vapor at 
room temperature in case of continuous DC biasing (red line) and bipolar pulse biasing 
with a 5% duty cycle (blue line). The DC bias results in significantly higher baseline re-
sistances and the sensor response changes signs with increasing analyte concentration. 
The AC biasing scheme stabilizes the baseline resistance and the sensor response in-
creases with increasing analyte concentration. Interestingly, the characteristic time con-




Figure 3.3: Comparison of resistive responses of PEDOT:PSS-coated sensors biased with 
bipolar pulses and continuous DC. 
 
To verify the design, a capacitive mode measurement was first performed with a 
non-conductive polymer as a sensing film. To this end, a capacitive sensor with 
passivated interdigitated electrodes and a 3µm electrode pitch was spray-coated with a 
~2μm thick non-conductive PECH film. A baseline capacitance of approx. 66.5pF was 
measured after removing package parasitic capacitances. Upon absorption of analytes, the 
change of the effective dielectric constant of the polymer and possible polymer swelling 
result in a measurable capacitance change. Two analytes, ethanol and toluene, were cho-
sen to investigate effects of polar and non-polar analytes. Figure 3.4 displays the resulting 
capacitance change upon exposure to different analyte concentrations of ethanol (7500, 
15000, 22500, and 30000ppm) and toluene (5125, 10250, 15375, and 20500ppm) at room 
temperature. After 3 minutes of each analyte exposure, the measurement chamber was 
flushed with synthetic air for 3 minutes as reference gas. As expected, ethanol shows a 









































constant of PECH (εr ≈ 7-8) lies in-between the dielectric constants of toluene (εr ≈ 2.4) 
and ethanol (εr ≈ 24.3). The higher sensitivity for toluene can be explained by the higher 
partition coefficient for toluene in PECH (Ktoluene = 1370, Kethanol = 117 in PECH [105]). 
 
 
Figure 3.4: Relative capacitance change of sensor coated with ~2µm PECH upon ethanol 
and toluene exposure. 
 
To test both operation modes of the transducer on a single sensing film, 
low-conductivity PEDOT:PSS (Sigma Aldrich, 2.8wt% dispersion in H2O) was diluted 
20 times and drop-coated onto a sensor structure, resulting in a ~2μm thick sensing layer. 
The baseline capacitance was measured to be 21pF and the baseline resistance was 
approx. 1.5MΩ. The resistance readout was extracted from the voltage drop across the 
device by applying ±1μA current pulses. Capacitance measurements were again taken at 
10 kHz AC. 
Figure 3.5 shows the response of the PEDOT:PSS-coated sensor operated in resis-






















tions of ethanol (1500, 3000, 4500, and 6000ppm) and isopropanol (600, 1200, 1800, and 
2400ppm) at room temperature. In case of ethanol, we see a relatively strong sensor re-
sponse compared to the capacitance response of a PECH-coated sensor in Figure 3.4, 
which might not be surprising as PEDOT:PSS is originally dissolved in water and, thus, 
the partition coefficients for polar alcohols might be high. Interestingly, the ethanol and 
isopropanol responses in Figure 3.5 show dramatically different time constants, with a 
short response time for the larger isopropanol molecule. It is speculated that the long time 
constants in case of ethanol may be due to a slow chemical reaction between the analyte 
and the polymer. This might also explain the poor signal linearity observed with ethanol, 
but additional measurements are needed for clarification. In the isopropanol case, the re-
sistance change increases more linearly with the analyte concentration with relatively 
short signal transients. 
 
 
Figure 3.5: Relative resistance change of PEDOT:PSS-coated multifunctional sensor 


























Figure 3.6 shows the response of the PEDOT:PSS-coated sensor operated in ca-
pacitive mode, i.e., the relative change in capacitance, upon exposure to different concen-
trations of isopropanol (600, 1200, 1800, and 2400ppm) and toluene (1025, 2050, 4100, 
and 8200ppm) at room temperature. Because the low-conductivity type PEDOT:PSS with 
a specified conductivity of 10
-5
S/cm is far from being an ideal conductor, a considerable 
capacitive signal can actually be measured. For both analytes, positive capacitance 
changes are observed upon analyte sorption with short signal transients that are likely as-
sociated with the analyte diffusion into the polymer. In contrast to non-conducting poly-
mers, such as PECH, the imaginary part of the complex permittivity plays an important 
role in the observed capacitive responses. The imaginary part of the complex permittivity 
  increases linearly with the electrical conductivity: 




where   , σ, and ω are the real part of the permittivity, the conductivity, and the angular 
frequency, respectively. Thus, the imaginary part can dominate the capacitive response 
especially at relatively low probing frequencies, resulting in responses similar to re-
sistance measurements. Hence, it suggests that probing device with high-frequency AC 





Figure 3.6: Relative capacitance change of PEDOT:PSS-coated device upon exposure to 
different concentrations of isopropanol and toluene. 
 
3.2 Indium-Gallium-Zinc-Oxide Thin-Film Transistor Chemical Sensor 
Thin-film transistors (TFTs) made from transparent oxide semiconductors have 
recently found their way into (bio-)chemical sensing applications [106, 107]. The indium 
gallium zinc oxide (InGaZnO) semiconductive film has received much attention for TFTs, 
due to the high saturation electron mobility (µSAT > 6cm
2
/V-s), high on-off ratio (>10
6
), 
and low leakage current that can be achieved, even when deposited at room temperature 
[108]. These attributes allow InGaZnO TFTs to take part in the emerging flexible sub-
strate applications. 
The fabricated InGaZnO TFTs are staggered, bottom-gate devices on 4” n-type Si 
wafers. In order to isolate each device, a 1µm thick thermal oxide layer was first grown. 
Bottom-gate electrodes made from electron-beam deposited aluminum were then pat-
terned for individual control of each device across the wafer. A 50nm aluminum oxide 






















dielectric. Subsequently, RF sputtering from an InGaZnO (1:1:1) ceramic target was 
conducted at room temperature to deposit a 50nm thick active layer. Finally, chromi-
um/gold drain and source contacts were created using lift-off. 
It has been widely shown that InGaZnO TFTs suffer from constant bias stress in-
stability that causes IDS to decay, or on the other hand, VT to increase exponentially over 
time [109, 110]. Consequently, a post-process annealing at 300°C in air was performed 
for 90 minutes to improve the VT stability of TFT. Figure 3.7 shows the cross-sectional 
view and the micrograph top-view of a TFT with 5µm channel length and 
wide-over-length ratio of 466. 
The electrical performance of the TFTs can be extracted from the transfer charac-
teristic (VGS vs. IDS) shown in Figure 3.8. The measurements were carried out in a sealed 
metal case at room temperature with a Keithley 2636A low-current dual-channel 
sourcemeter. A linear extrapolation of the square-root of IDS as a function of VGS in the 
saturation region (dashed line) shows that VT is ~1.9V. Additionally, in the logarithmic 
scale, it is observed that the on/off ratio is >10
7
, µSAT is >4cm
2
/V-s, and the sub-threshold 
swing is 0.18V/dec. 
 
(a) (b)  




Figure 3.8: Transfer characteristic of TFT with 5µm channel length biased at 8V VDS. 
 
The gas measurements with InGaZnO TFTs were carried similar to the mul-
ti-functional impedimetric sensor measurement. Following each analyte exposure, a 
purge cycle was executed by flowing synthetic air composed of 20% O2 and 80% N2 over 
the device. Figure 3.11 depicts the response of a bare TFT biased in the saturation region 
with continuous DC biasing of VGS = VDS = 8V. The sensor shows a significant decay in 
IDS during the windows of ethanol exposure, followed by an increase in current during the 








































































Figure 3.9: IDS versus time upon different concentrations of ethanol exposure under con-
stant VGS and VDS bias for a bare InGaZnO TFT. 
 
A common technique for improving the sensitivity of VOC sensors involves the 
use of organic polymers capable of absorbing the analyte of interest. Again, PECH was 
used as it is known to absorb ethanol. Unlike the polymers that have been investigated in 
[111], which are conducting in nature, PECH is non-conducting. In this way, any fluctua-
tion in IDS must occur in the InGaZnO film itself. The response of the PECH-coated de-
vice, which was biased in the same manner as the bare device, is shown in Figure 3.10. 
Two main differences can be seen: (1) the polarity of the response has been inverted such 
that the presence of ethanol now causes a rise in IDS and (2) the amplitude of the response 
has now increased. For 25500ppm, a ΔIDS of approximately 2µA is recorded, which rep-
resents a 400% amplification of the response. However, the signal response appears more 












































































Figure 3.10: IDS versus time upon different concentrations of ethanol exposure under 
constant VGS and VDS bias for a PECH-coated InGaZnO TFT. 
 
It has been shown that a system-level strategy, namely duty-cycle operation, can 
be used to improve the device VT stability in addition to the post-process annealing [112]. 
Hence, the response of a pulsed, bare TFT to different concentrations of ethanol while 
operating with duty cycle δ = 10% was investigated. The result (Figure 3.11), though dif-
ferent to what was observed when continuous DC bias was applied, still shows changes 
in IDS, which are proportional to the ethanol concentration. Interestingly, removal of the 
transient spikes between each cycle reveals a response that is, in fact, very similar to the 
PECH-coated TFT’s response.  onetheless, it is believed that the existence of these fast 






Figure 3.11: IDS versus time upon different concentrations of ethanol exposure under 























































































VERSATILE PASSIVE IMPEDIMETRIC SENSOR INTERFACE 
 
A new interface circuit for passive impedimetric chemical sensors is described in 
this chapter. An overview of system architecture and operation principle will be given at 
the beginning of the chapter. Followed by the system overview, the specifications are re-
viewed and the state-of-the-art interfacing techniques summarized in Chapter 2 are revis-
ited to explain the logic of establishing the proposed system architecture. Next, critical 
system blocks will be individually discussed and associated noise performances, which 
affect the system DR, will be analyzed. The goal of the noise analysis is not to derive 
comprehensive equations in terms of the component parameters (e.g., transistor size and 
AC parameters), but to gain insights in the noise behavior so that -relying on system and 
general design approaches- the overall noise level can be reduced. Based on the noise 
analysis, additional features such as chopper stabilization and oversampling will be in-
corporated in the full-system operation. At the end of the chapter, the full system perfor-
mance, including linearity, noise performance, and SNR, is described. 
 
4.1 System Overview and Operation 
The core idea of the proposed system shown in Figure 4.1 is the convert the 
RSENCSEN product to a pulsewidth based on signal integration, using the so-called imped-
ance-to-pulsewidth converter (ZPC). The integration is carried out by charging CSEN and 
CINT with a constant IREF_C, while a constant IREF_R is used to stimulate RSEN (current 
stimulation). The fixed voltage across RSEN and the ramping voltage across CSEN are de-
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noted VSEN_R and VSEN_C, respectively. The duration TRMP needed to ramp VSEN_C to the 
same voltage as VSEN_R is proportional to the product of RSEN and CSEN + CINT, described 
as, 
     
      
      
                (4.1) 
By fixing either CSEN or RSEN, a TRMP proportional to resistance or capacitance values can 
be obtained. Assuming every block is ideal, a pulse with pulsewidth equaling to TRMP can 
be generated after the EXOR logic by using two comparators to compare the upper and 
the lower potentials across RSEN. 
 
 
Figure 4.1: System level schematic of impedance to pulsewidth converter. 
 
As the noise level is critical when measuring low RSEN values, the capacitor CINT 
is implemented on-chip to maintain good noise performance without using an external 
integration capacitor. In the capacitance measurement mode, CINT only causes a 
pulsewidth offset TOFF in TRMP and TRMP still increases linearly with the additional CSEN. 
One important and obvious circuit non-ideality is the input offsets of the continu-
















ator. However, when VSEN_R is smaller than the offsets or offset difference, making both 
comparator references close to ground (e.g., if IREF_R = 10μA, RSEN = 100Ω, then VSEN_R 
= 1mV), different situations can happen depending on the amount and the polarity of off-
sets. For example, if both offsets are negative so that the comparators have references 
below ground, no pulse will appear at the output. The solution is to deliberately introduce 
offsets by unequally sizing the input differential pair of the comparators to meet the con-
dition of VOS2 > VOS1 > 0. Thus, 20mV and 10mV offsets are added into VOS2 and VOS1, 
respectively. 
Another comparator non-ideality is the mismatch of the two comparator delays, 
TD1 and TD2. Similar to the comparator offsets, if |TD1 - TD2| is greater than TRMP, a faulty 
output can happen. However, the introduction of additional comparator offsets already 
solves this problem, as |TD1 - TD2| will be shown later to be much smaller than the TOFF 
caused by VOS2 - VOS1. 
Finally, taking CINT, comparator offset, and comparator delay into account, TRMP 
in resistance TRMP_R (4.2) and capacitance TRMP_C (4.3) measurement modes can be ex-
pressed and rearranged as, 
                 
    
      
            
          
      
     (4.2) 
                  
    
      
  
    
      
 (4.3) 
where k equals VOS2 - VOS1 + IREF_RRSEN and CSEN is removed (CSEN = 0) in the resistance 
measurement mode. The last terms in (4.2) and (4.3) represent the linear relations be-
tween resistance/capacitance and pulsewidth. The additional terms compose the 
pulsewidth offset TOFF. 
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The next step is to define system level design parameters other than the intention-
al comparator offsets. The first one considered is the reference current IREF_R. The critical 
resolution occurs at the resistance lower bound, which is 1Ω (1% of lowest target re-
sistance of 100Ω). Assuming that a total 10μVRMS noise level at the input of the compar-
ators is attainable, the lowest possible IREF_R is 10μA. Practically, the design should leave 
some margin and, thus, the target is to achieve better than 5μVRMS noise level. Consider-
ing a maximum voltage of 0.5V below the circuit supply voltage, VDD = 2.5V, the upper 
limit of RSEN and the first sub-range to ensure proper operation of IREF_R source can be 
determined, yielding a maximum of 200kΩ and a DR of 106dB. Similar to the margin 
concern in the lower bound, the upper bound of the resistance range is extended to 
200MΩ and an IREF_R of 10nA is found. Examining the lower limit of the upper sub-range, 
a 1kΩ (1% of 100kΩ) change approaches the noise level, which gives the required over-
lap (100kΩ to 200kΩ) between two sub-ranges. 
To determine CINT and IREF_C, the digital resolution of VSEN_R and ΔTRMP has to be 
defined. VSEN_R is defined to have 1μV digital resolution to avoid quantization errors to 
limit the circuit performance. While a fast ramping VSEN_C requires a fine resolution in 
ΔTRMP, a slow ramping VSEN_C necessitates a very large CINT and a tiny IREF_C. A trade-off 
of 10ns per μV is chosen, corresponding to a 100V/s VSEN_C ramp. Finally, CINT and 
IREF_C are set as 100pF and 10nA, respectively. 
In terms of capacitance measurement, the critical resolution is 10fF when the 
baseline capacitance is 1pF. It should be noted that CINT = 100pF should be included into 
the baseline to obtain the proper SNR and, thus, a SNR of 80dB must be achieved. The 
upper limit of measurable capacitance is bound by the 1Hz readout rate because an in-
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creasing CSEN reduces the slope of ramping VSEN_C. However, the largest CSEN of 1nF re-
sults in a 9.9V/s VSEN_C ramp, which exceeds the supply voltage and is, thus, already re-
set within 1 second. Table 4.1 summarizes system level design parameters for the inte-
grator, stimulation source, comparator, and digitization stage. 
 
Table 4.1: Summary of system level design parameters. 
Function or Block Design Parameters 
Resistance Stimulation 
Noise <5μVRMS (0.5ΩRMS or 0.5kΩRMS) 
Lower sub-range IREF_R = 10μA 




VSEN_C = 100V/s 
IREF_C = 10nA 
CINT = 100pF 
Comparator 
Lower comparator VOS1 = 10mV 
Upper comparator VOS2 = 20mV 
Delay mismatch |TD1 - TD2| << 100μs 
Digitization Resolution 1μV or 10ns 
 
After the resistance is converted into a pulsewidth, the next step is the digitization. 
According to Table 4.1, the least significant bit (LSB) resolution is 10ns. Unless we have 
a clock faster than 100MHz, this time resolution cannot be achieved by only counting the 
clock. Even if the total 100μW power budget is devoted to the oscillator, generating a 
100MHz 2.5VP-P square wave is very challenging with a 0.35μm CMOS technology. One 
solution is to combine a coarse measurement with the system clock and a fine measure-
ment close to the leading and the posterior edges of pulse with a time-to-digital (TDC) 
converter (Figure 4.2). The output digital code can be expressed as, 
                       ) (4.4) 
where N, TCLK, k, and m are the number of clock cycles, one clock period in terms of 
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TDC code, the TDC code of leading edge, and the TDC code of posterior edge. 
 
 
Figure 4.2: Operation principle of pulse width measurement technique. 
 
4.2 Measurement Approach Considerations 
While the core system has been presented in Chapter 4.1, the advantages of the 
proposed architecture compared to the state-of-the-art interfaces are discussed in the fol-
lowing. We begin this discussion considering the two major high-level resistance meas-
urement approaches, namely VREF stimulation (including RCOs) and IREF stimulation, and 
revisit the associated system architectures summarized in Chapter 2. While considering 
the resistance mode, the ability for a specific architecture to perform capacitance meas-
urements as well should always be considered. 
The critical challenge of the passive impedimetric sensor interface is to achieve 
160dB resistance DR at less than 100μW power consumption. Hence, the approach is to 
first satisfy this specification and then, with reasonable modifications, enable capacitance 
readout capability in the same system architecture. Before discussing and harnessing 
techniques introduced in Chapter 2, a more realistic chemoresistor model (compared to a 
simple resistor) is introduced in Figure 4.3. Cpar and Rpar are parasitic capacitance and re-
sistance, respectively, which cannot be ignored in real designs [112]. Cpar is in the range 







from several Ω to 100Ω, and comprises contact resistances, metal line resistances, bond-
ing wire resistances, and switch resistances. Corresponding VREF-ISEN and IREF-VSEN pairs 




Figure 4.3: Simplified model of chemoresistor. 
 
Using the direct measurement mode, VREF stimulation results in a “fast” response 
in ISEN, which is beneficial when discontinuous measurements are desired to reduce pow-
er consumption. The ISEN response is considered fast because the transfer function of 
ISEN/VREF has a pole located at high frequency, (2RPAR // RSEN) CPAR, if VREF is generated 
by an ideal voltage source. However, the VREF stimulation results in a nonlinear ISEN-RSEN 
dependence, either intrinsically or extrinsically. In case of a large RSEN (RSEN >> RPAR), 
such as for MOx sensors, ISEN and RSEN are inversely proportional with a constant prod-
uct of VREF. This intrinsic non-linearity can be corrected by calibrations or with the aid of 
a RCO by integrating ISEN and measuring the oscillation period, which is proportional to 
RSEN. In case of small RSEN, such as for highly conductive polymer sensors, the extrinsic 
non-linearity caused by RPAR can become prominent. To avoid the voltage drop across 
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regulation loop (Figure 4.4) composed of a differential difference amplifier and a pass 
transistor. However, the improvement in linearity sacrifices the speed of the VREF-ISEN 
response, which now depends on the bandwidth of the regulation loop. Even if the ampli-
fier with the pass transistor has a wide bandwidth, the loop bandwidth is ultimately lim-
ited by RSENCPAR. Besides the speed degradation, loop stability is a serious challenge. 
According to the specifications, the product of baseline resistance and parasitic capaci-
tance changes by at least 140dB, which implies that the RSENCPAR pole could shift by 
more than 7 decades, making frequency compensation extremely difficult. 
 
 
Figure 4.4: Regulated voltage mode direct measurement. 
 
Most importantly, the lack of power control with VREF stimulation is the crucial 
drawback in the desired low-power system. When VREF is applied to the sensor, ISEN in-
creases dramatically with decreasing RSEN. For example, VREF = 100mV causes a 1mA 
current in a 100Ω resistor, the lower bound of the specified resistance range. Thus, to re-
duce power consumption, a very small VREF, <10mV, would be required. Because on-chip 
voltage reference generators, such as bandgap references (BGR), generally exhibit high 
output impedance, VREF should be buffered with a voltage follower. As the offset of the 
buffer could exceed VREF due to process variations, auto-zeroing or chopping techniques 












noise introduced by the buffer becomes a concern when VREF is only several mV. By 
generating the small VREF using a voltage divider, e.g., voltage summation BGR, or a 
small resistive load, e.g., current summation BGR, the noise from the original on-chip 
voltage generator can be scaled down, but the input noise of the final buffer that buffers 
the small VREF does not benefit from this scaling effect. Hence, a small VREF is normally 
noisy, causing degradation in the system SNR. 
If VREF stimulation is ruled out, RCOs, multi-functional interfaces, and impedance 
spectroscopy should be ruled out as well because they consistently process the ISEN orig-
inated from VREF stimulation. The potentially large ISEN explains why RCOs and mul-
ti-functional interfaces usually consume power in mW range. Additionally, to achieve a 
wide DR, a high-speed comparator is required in the relaxation oscillator, normally the 
fundamental architecture of RCOs and multi-functional interfaces, to maintain oscillation 
at high frequency (or low resistance) range and minimize the non-linearity caused by the 
comparator delay. One should also note that the published RCOs and multi-functional 
interfaces usually do not include the necessary additional circuits, such as a counter, to 
provide a fully digital output. Both requirements ask for more power in addition to the 
sensor stimulation. Impedance spectroscopy appears to be able to achieve low power 
consumption, however, if careful examination is taken, those systems were characterized 
with small ISEN, <100μA, implying that only high sensor impedances are applicable. At 
the same time, designing a low-output-impedance VREF source to generate a clean sinus-
oidal wave on-chip is not an easy task. Consequently, for a low-power system, direct 
measurement with VREF stimulation, RCO, multi-functional interfaces, and impedance 
spectroscopy are apparently not the best choices. 
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Considering the direct measurement in IREF stimulation mode, the long response 
time is a drawback, especially when RSEN and CPAR are large. From Figure 4.1, VSEN/IREF 
has a pole at RSENCPAR; however, this speed limitation may not be a serious issue in gen-
erally low-speed chemical sensing applications. On the other hand, IREF stimulation ex-
hibits two significant advantages. First, the measurement is intrinsically linear and ena-
bles a 4-wire measurement setup. Under a constant IREF biasing, VSEN is proportional to 
RSEN and immune to RPAR if VSEN is sampled right across the sensor. Second, the power 
consumption is independent of RSEN and only determined by the product of IREF and sup-
ply voltage. Ideally, IREF can be made as small as possible to reduce power; however, a 
small IREF induces a small voltage change ΔVSEN due to the resistance change ΔRSEN, 
which may lie below the noise level at low baseline resistance. For instance, in order to 
detect a 1% resistance change, or maintain 1% linearity at 100Ω baseline (the lower 
bound of the specified resistance range) with a IREF = 10μA, a noise level lower than 
10μV needs to be achieved. On the other side, IREF reaches an upper bound when VSEN 
approaches the supply voltage; both bounds ultimately limit the DR of the whole system. 
To extend the DR, range division using different IREF levels is a common approach [63]. 
Even though the 160dB specification can be easily achieved by combining multiple 
sub-ranges [52], the DR in each sub-range affects the number of required sub-ranges. 
Figure 4.5 illustrates that a 60dB sub-range DR requires six sub-ranges, while a 100dB 
sub-range DR requires only two sub-ranges to cover the full measurement range. Note 
that an overlap between adjacent sub-ranges is necessary to maintain sufficient linearity 






Figure 4.5: Relation between sub-range DR and sub-range number. 
 
In practice, because of process variations, device mismatches, and non-idealities, 
sub-ranges are not lined up perfectly. Range offset and gain error [52] must be removed 
through calibrations; otherwise, poor full-range linearity could be the result. Being costly 
and time consuming, extensive calibration -usually performed post-fabrication- is what 
chip designers try to avoid. Unfortunately, realizing 160dB DR in one range is extremely 
difficult with low-power IC, and thus, maximizing the sub-range DR in order to minimize 
the sub-range number as well as the amount of calibration work is more reasonable. The 
100dB sub-range DR (2 sub-ranges) shown in Figure 4.5 is practically achievable. During 
the simulation, the sub-range DR has to be more than 100dB to leave a margin for the gap 
after calibration, unexpected nonlinearity caused by leakage, and extra noise beyond de-
vice model, e.g., substrate, power supply, and connection lead noise. Despite the slow 
response and the DR challenges, IREF stimulation is considered preferable in the present 
application in terms of power consumption and linearity. Next, the focus will be on real-
izing the given specifications using direct measurement in IREF stimulation mode. 
100Ω 100MΩ 1% of 100Ω 
100dB Subrange X2 
40dB overlap (1% accuracy) 
100Ω 100MΩ 1% of 100Ω 
60dB Subrange X6 
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One way to achieve a low-power, high DR converter is to use a SC DSMs, which 
is the general approach for high-resolution ADCs. SC DSMs rely on over-sampling and a 
loop filter to push the quantization noise to a high frequency band, which requires a fast 
oversampling at the DSM input. In the ADC case, people assume the analog input to be 
an ideal voltage source so that the input voltage can settle down promptly after the begin-
ning of the sampling phase. However, the RSENCPAR pole could reach a 1ms time constant 
in the extreme case and it takes at least 5 time constants to attain 1% accuracy. Moreover, 
the sampling capacitors of the DSM and parasitic capacitors (e.g., from layout and pack-
age) further increase the settling time. As long settling times usually occur when RSEN 
and, thus, signal level are large and the low-noise requirement is relaxed, predetermining 
the RSEN value to adequately reduce the oversampling rate may be a solution. But this 
method demands an extra predetermination ADC and complicates the control of the DSM 
and decimation filter. Besides the resistance measurement, we should also evaluate the 
possibility to enable capacitance measurement with the DSM architecture. In the litera-
ture, DSMs have been employed to perform capacitance measurements by replacing the 
sampling capacitors in the first integrator with CREF and CSEN. Considering the target 
specifications and employing a 1
st
 order, fully-differential DSM, the maximum 1nF CSEN 
implies that at least two on-chip ~nF feedback capacitors are required in the first integra-
tor to avoid saturation. Additional ~nF capacitors may be needed if a feedback architec-
ture is chosen in a higher order delta-sigma loop. Considering the size of these capacitors, 
DSMs are not suitable for wide baseline capacitance range applications. 
Since both RSEN and CSEN must be measurable parameters in the same system and 
RCOs output an oscillation period proportional to RSEN or CSEN, the RC integrator uti-
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lized in RCOs (i.e., integrating ISEN and periodically changing output state) is revisited 
and revised into an IREF stimulation and non-oscillation architecture. Ultimately, by either 
fixing R or C, conjugate CSEN or RSEN can be measured. 
 
4.3 Resistance/Capacitance to Pulsewidth Converter 
The system diagram of resistance/capacitance to pulsewidth converter or ZPC is 
already shown in Figure 4.1. This sub-chapter details the transistor level implementation 
and, most importantly, noise behavior of each ZPC block. From Figure 4.1, four noise 
sources can be identified: the comparator, the integrator, the stimulation current source, 
and the reset switch. Assuming that all noise sources are uncorrelated, the total noise 
power is the summation of variance from the four noise sources. However, it should be 
noted that the pulsewidth is insensitive to the reset switch noise, because it only results in 
a common mode pulse shift at the beginning of the integration (Figure 4.6). 
 
 
















4.3.1 Hysteresis Comparator 
Continuous-time comparators with small hysteresis are used in the ZPC (see Fig-
ure 4.7). The particular concerns of comparator DC performance include input offset 
voltages, hysteresis windows, and delay mismatch. Monte Carlo simulations based on 
100 samples show offsets of VOS1 = 11.46±1.31mV and VOS2 = 21.42±1.48mV, hysteresis 
windows of VHYS1 = 3.1±1.57mV and VHYS2 = 3.08±1.3mV, and delays of TD1 = 
17.85±1.29μs and TD2 = 17.84±1.23μs. Noting the comparator offset locates at the upper 
edge of the hysteresis window and parameters with subscript 1 and 2 denote upper and 
lower comparators, respectively. Hence, the hysteresis windows always exist, VOS2 - VOS1 
> 0, and the maximum delay mismatch (2.52μs) is much smaller than the minimum 
comparator offset induced TOFF (71.7μs), guaranteeing TRMP_R and TRMP_C to be positive. 
 
 
Figure 4.7: Schematic of hysteresis comparator. 
 
Unlike for other continuous-time comparators, the conventional way of calculat-
ing noise by biasing the comparator at the transition point is not applicable for compara-












the internal positive feedback (through MN3 and MN4) should cause a net negative re-
sistance and, thus, the gain and bandwidth cannot be calculated. Therefore, our approach 
is to observe the noise behavior right before the input ramping signal at MP1 gate reaches 
the transition point. The resulting small signal model of the differential stage is shown in 
Figure 4.8. It can be modeled as a bandwidth-limited gain stage followed by an ideal de-
cision maker. 
 
Figure 4.8: Small signal and simplified model of hysteresis comparator differential pair. 
 
The decision to switch the circuit state is made when Vn is low enough (i.e., 
ramping signal at the gate of MP1 is close to the transition level) so that MN2 current, the 
portion of MP2 current beyond MN3 can drain, is sufficient to induce a net positive feed-
back. This happens when the net current flowing into Rin becomes zero, or in other words, 
Rin is infinite. With proper approximation, it can be found that the decision level can be 
expressed as a condition of for gmn2, 
     
           
    
 (4.5) 
where gdsn3 = 1/rdsn3, gdsp2 = 1/rdsp2, and k is the ratio of width-to-length ratio (W/L) be-


















gdsn3 and gdsp2 as no current flows through MN2 initially. When the ramped input voltage 
(VSEN_C) approaches the decision point, the positive feedback loop gradually wakes up. 
Since I+FB flows against the incoming current induced by Vn, the equivalent Rin increases 
until VSEN_C reaches the decision level. Hence, the bandwidth at the Vn node, determined 
by Rin and the total parasitic capacitance Cn, decreases. The increase in Rin also results in 
an increase in the DC gain, gmn1Rin, and the noise level,          , at the Vn node, where 
       is the total RMS current noise at the Vn node. However, when the noise is referred 
back to the input of MP1, the dependency of voltage noise level on Rin is removed. Thus, 
we can expect that the total input referred noise will decrease with the decreasing noise 
bandwidth at Vn. The simulation of gain and bandwidth of the differential pair as a func-
tional of the voltage differential ΔVID from the decision level is shown in Figure 4.9. 
 
 
Figure 4.9: Simulation of gain and bandwidth of differential pair as a function of the 












































The simulation results for the gain and bandwidth are performed with an AC sim-
ulation by biasing VSEN_C close to the decision level. Because VSEN_C is within the hyste-
resis window, the DC operating point (OP) solutions may converge to either state. 
Choosing a proper algorithm and adequately adding convergence “helpers” such as cur-
rent sources or conductances that do not affect circuit performance allow OP to converge 
to the desired state. 
In Figure 4.10, the simulated total noise in the comparator is shown decrease with 
decreasing ΔVID. However, because the voltage differential ΔVID can effectively not be-
come smaller than the RMS noise level of the inputs, the comparator noise remains finite. 
In other words, when ΔVID is close to the RMS noise value, the noise can trigger the pos-
itive feedback at any time. Assuming an RMS noise value of 5μV for ΔVID, the compara-
tor input referred noise can is 5.63μVRMS (Figure 4.10). Comparing to Figure 4.9, the 
bandwidth decreases about 10 times when ΔVID decreases from 1000μV to 5.63μV, while 
the noise power only drops by a factor of 3.5. While the thermal noise is reduced by N 
times if the bandwidth is N times narrower, the flicker (1/f) noise is only reduced by, 
                
                    
 (4.6) 
where fBW is initial bandwidth and fL is the lowest noise frequency of interest. It can be 
justified by separating thermal noise and 1/f noise to see their fraction with respect to the 
total noise as a function of ΔVID. Figure 4.10 shows that 1/f noise dominates the total 





Figure 4.10: Simulation of comparator noise as a function of voltage differential ΔVID 
from the decision level. Dashed line is the total RMS noise and solid lines are percent-
ages of thermal and flicker noise. 
 
In fact, it is risky to rely only on the AC simulation result because the comparator 
is macroscopically a nonlinear circuit and biasing it extremely close to the sharp nonline-
ar transition edge could generate unreliable results even if the OP convergence deviates 
just slightly from the real OP. Hence, two additional simulations, periodic noise (PNOISE) 
and noise-enabled transient (TRAN), were performed to verify the AC simulation results. 
The periodic noise simulation is carried out by injecting a sawtooth wave at comparator 
input and measuring the phase noise of the output square wave. Then, the phase noise is 
converted into period jitter and, with known sawtooth wave slope (100V/s), referred back 
to the noise at the input. Figure 4.11 shows the phase noise simulation result. The RMS 




































































Figure 4.11: Phase noise simulation result at the output of comparator differential stage. 
 
The noise-enabled transient simulation was carried out using the same schematic 
setup. However, a transient simulation with enabled transient-noise option was performed 
to acquire 500 cycles of jittering periodic waveform. Finally, period jitter and standard 
deviation functions were applied to obtain the RMS jitter of 113.4ns. The method that 
Cadence uses to calculate period jitter takes into account two noisy edges. If the two 
edges are subject to independent noise processes, the RMS jitter has to be divided by    
(80.2ns); if they are subject to a fully correlated noise source, the RMS jitter has to be 
divided by 2 (56.7ns). Because the AC simulation shows that 1/f noise, which is consid-
ered highly correlated noise, dominates the total noise power around the decision level, 
the single edge noise lies between 56.7ns and 80.2ns and tends toward 56.7ns, corre-
sponding to approx. 5.67μVRMS input referred noise. The period jitter as a function of 
time is shown in Figure 4.12. In summary, AC, PNOISE, and TRAN simulations con-



























simulation results are considered to be reliable. 
 
 
Figure 4.12: Period jitter simulation result at the output of comparator differential stage. 
 
4.3.2 Integrator 
The integrator comprises a 10nA current source mirrored from the primary 
on-chip current reference and a 100pF on-chip capacitor (Figure 4.13). Any voltage noise 
at the output of the integrator translates into noise in the switching times tC1 and tC2 and, 
thus, pulsewidth noise. The pulsewidth noise power is not simply the summation of vari-
ances at tC1 and tC2 points, because the noise at tC2 is partially correlated to the noise at tC1. 
Suppose there is no noise gain between tC1 and tC2, all noise at tC1 that causes a pulse shift 
will ultimately induces the same shift at tC2. However, the noise gain between tC1 and tC2 
may not be fully correlated to the tC1 noise, making tC2 noise partially correlated to tC1 
noise. It is difficult to calculate the exact pulsewidth noise because the degree of correla-


























pulsewidth, i.e., taking the difference between tC1 and tC2, removes part of the tC2 noise 
that is correlated to the tC1 noise, an upper bound for the pulsewidth noise can be found 
by summing the variances in tC1 and tC2. 
 
 
Figure 4.13: Schematic and integration waveform of integrator. 
 
To analyze a periodically resettable integrator, a nonstationary noise analysis has 
to be performed. For white noise or thermal noise, this has already been done by injecting 
a wide-sense stationary (WSS) noise into a system at t = 0 (i.e., no noise when t < 0) 
[113]. The result for the integrated thermal noise power        
     is, 
       
     
 
 




   (4.6) 
where Sx0 is the one-sided thermal noise power spectrum density (PSD) and h(t) is the 
impulse response of the system. In the integrator case, h(t) is u(t)/CINT and u(t) is the unit 
step function. By replacing t with the integration time ti, the result yields, 













        
       
   
     
    (4.7) 
The thermal noise power is found to be proportional to ti and, thus, the SNR of the 
integrator increases with     as the signal power is proportional to ti
2
. In other words, 
measuring a larger resistance (corresponding to a larger ti) results in a higher system 
noise level, while the SNR still increases. In terms of capacitance measurement, it sug-
gests that a large reference resistor leads to a better capacitance resolution. 
However, the effect of 1/f noise has not been considered at this point. For 1/f 
noise, a similar approach to [113], where nonstationary thermal noise is analyzed in the 
time domain, is applicable. In the frequency domain, the integrated 1/f noise power is 
obtained by multiplying the 1/f noise PSD and the square of the frequency-domain trans-
fer function, which varies with ti. This multiplication in the frequency domain can be re-
placed with two convolutions in the time domain, resulting in, 
        
                             
                                 
 (4.8) 
where t2 > t1 > 0, and                 and             are autocorrelation functions of 
integrated and original 1/f noise, respectively. According to the Wiener-Khinchin theorem, 
the autocorrelation function is the inverse Fourier transform of the two-sided PSD. Mod-
eling 1/f noise as           and performing the inverse Fourier transform for the α = 
1 case yields a constant            , 
             
     
 
 (4.9) 
where ωC = 2 fC is the 1/f noise corner frequency. Substituting the autocorrelation func-
tion in (4.8) with (4.9) and evaluating the convolution, the 1/f noise power can be found 
proportional to ti
2
 (4.10), which means SNR does not change with ti when 1/f dominates 
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the total noise power. 
         
       
     
     
   
  (4.10) 
By equating (4.7) and (4.10), it can be found that 1/f noise will dominates the total noise 
power when 
   
 
   
 (4.11) 
The result of (4.10) and (4.11) are only approximations under the assumption that the full 
bandwidth of 1/f noise is considered. Thus, (4.9) is only valid when an infinite observa-
tion time is possible. An accurate result for the 1/f noise auto correlation function is de-
rived by modeling 1/f noise as a result of white noise source driving an infinite long 
transmission line and performing a nonstationary noise analysis [114], 
                
   
       
       
  (4.12) 
The 1/f noise PSD actually flattens at low frequency because of the finite observation 
time and thus the autocorrelation function is no longer a constant. Evaluating the two 
convolutions in (4.8) with (4.12) leads to a complicated equation. (4.12) shows that the 
1/f noise at t1 and t2 are correlated, but that the correlation decreases as t2 moves away 
from t1. In the same publication, the analysis shows that the correlation decreases even 
faster if α deviates from 1. Comparing the extreme cases of thermal noise, i.e., no corre-
lation between t1 and t2, and perfect 1/f noise, i.e., constant correlation between t1 and t2, 
it is reasonable to expect that the integrated 1/f noise will increase with ~ti
β
 with 1 < β < 
2. 
To verify the above analysis, a PNOISE simulation can be performed by resetting 
the integrator periodically. However, the spurs resulting from the periodic switching 
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could lead to an overestimation of the total RMS noise when evaluating the PSD integral 
across frequency range. This occurs when the number of point per decade of frequency is 
not large enough. If a large number of point is applied to the simulator, the simulation 
time will be unreasonably long. Although the noise-enabled TRAN simulation may be 
applicable, the time-consuming simulation would have to be performed multiple times 
with different ti values. A better way is to employ a frequency domain analysis by mixing 
simulation and calculation. First, the original PSD of current source is simulated and ex-
tracted to be, 
          
          
      
                     (4.13) 
Then, SREF_C(f) is multiplied with the square of the time-limited integration transfer func-
tion |HINT(f, ti)|
2
, which is also derived in [113] (see (4.14)), to obtain the integrated noise 
PSD SINT(f). The last step is to evaluate the integration of SINT(f) = SREF_C(f)×|HINT(f, ti)|
2
 
across the desired frequency range (1Hz to   as the system is designed to have a 1Hz 
bandwidth) to find the total noise power. In this way, we simultaneously consider α ≠ 1 
situation (i.e., using (4.13) as noise PSD), limited bandwidth (i.e., integrating from 1Hz), 
and a spur free spectrum (i.e., no switching noise). 




    
     
        (4.14) 
Figure 4.14 shows the power of total noise, thermal noise, and flicker noise as a 
function of ti from 100μs to 20ms, corresponding to the minimum and the maximum in-
tegration time in one sub-range. Using a linear regression in the logarithmic plot, the in-
tegrated thermal noise and integrated 1/f noise are found to be proportional to ti and ti
1.83
, 
respectively, which is consistent to the time-domain analysis. The integrated thermal 
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noise and integrated 1/f noise have a crossover point at ti = 3.85ms. 
To obtain the effective pulsewidth noise at the input of hysteresis comparator 
from the integrated noise shown in Figure 4.14, two additional modifications have to be 
applied. First, the filtering characteristic of the comparator with a pole around 2.5kHz 












. Second, the upper bound for the pulsewidth noise is obtained by summa-
tion of the noise power at both tC1 and tC2. 
 
 
Figure 4.14: Simulated integrated noise components in the integrator as a function of the 
integration time. 
 
The maximum effective RMS noise that causes pulsewidth variation and the SNR 
as a function of pulsewidth is shown in Figure 4.15. If only thermal noise exists, the SNR 
should increase at the speed of 10dB per decade. In the short pulse region, the SNR in-





























SNR increase at 4.5dB per decade because 1/f begins to dominate the total noise power. 
For resistance measurements, the RMS noise at the shortest pulsewidth (4μVRMS) 
is important as it can be translated into the smallest resolvable resistance at the resistance 
lower bound. A 4μVRMS noise corresponds to a 0.4ΩRMS noise at 100Ω. In terms of ca-
pacitance measurement, the maximum SNR is the major concern since a largest possible 
reference resistance can be chosen to maximize the SNR. To resolve 10fF capacitance 
with a 100pF offset (CINT) at the capacitance lower bound (1pF) requires a SNR larger 
than 80dB. Figure 4.15 shows it can be obtained if the pulsewidth is larger than 1.2ms, 
noting that this does not include noise from other sources. 
 
 
Figure 4.15: Pulsewidth SNR and RMS noise being referred to the input of hysteresis 
comparator (voltage noise) as a function pulsewidth. 
 
4.3.3  Current Reference 
The chemoresistor stimulation IREF_R is generated using a current mirroring from 







































establish IREF_R = 10μA and IREF_R = 10nA for the low and high resistance sub-ranges, re-
spectively. The 1:KM cascade current mirror is shown in Figure 4.16. The major noise 
sources in the primary (left) branch are MP2 and MP4, considering that the 1μA primary 
current source contains low-noise bipolar transistors, a ~kΩ resistor, and MOSFETs with 
source degeneration. Comparing MP2 and MP4, the noise of MP4 is negligible due to the 
high source degeneration effect of MP2. Thus, the noise PSD of the primary branch can be 
approximated by the noise of MP2 [115], 
      
     
 
 
      
     





where k, T gm, Kf, ID, COX, and L, are Boltzmann constant, absolute temperature, 
transconductance, flicker noise coefficient, drain current, gate capacitance per unit area, 
and channel length of transistor MP2. Then, the noise PSD contributed by the secondary 
(right) branch without RSEN will be (in terms of MP2 parameters), 
      
        
 
 
      
     




  (4.16) 
if channel length of MP1 and MP2 are the same. The total reference current noise PSD is 
the sum of the mirrored primary branch noise and secondary branch noise. Given by, 
      
       
       
           
     




      
     





            
  
          
    
 
 
      
     





           
        
 
(4.17) 
If KM > 1, the noise of IREF_R is dominated by MP2. On the other hand, if KM < 1, , the 





Figure 4.16: IREF_R current mirror. 
 
Now, considering the thermal noise contributed by RSEN and the total current 
noise (4.17), the total voltage noise PSD across RSEN can be estimated: 
                    
      
 
 
      
     




     
  (4.18) 
(4.18) implies that the noise level is limited ultimately by the intrinsic RSEN noise (first 
term) and that using long channel and small width-to-length ratio MOSFETs can mini-
mize the additional noise contribution proportional to RSEN
2
 (second term). Because 
VSEN_R is proportional to RSEN, the resulting SNR across RSEN increases at +10dB per 
decade increase in RSEN if the intrinsic RSEN noise dominates the total noise power; the 
SNR remains independent of RSEN if the RSEN
2
 term dominates the total noise. 
In the integrator sub-chapter 4.3.2, the analysis results suggested utilizing a large 
reference resistor for the capacitance readout mode to improve the pulse SNR, because 
the SNR increases with integration time. However, (4.18) implies that the pulse SNR 
could reach a ceiling at certain RSEN values. Consequently, extremely long channel de-
vices (L = 10-100μm) are used in the current source design to push the +10dB per decade 
SNR region towards large RSEN values. 









The simulation results for the RMS noise of the current references as well as the 
resulting SNR are shown in Figure 4.17. The low-pass filtering characteristic of the hys-
teresis comparator is also considered in the simulation. The performances of both the low 
and high resistance sub-ranges are plotted in the same graph. Clearly, SNR ceilings ap-
pear in both sub-ranges. In the low resistance range, the 10μA reference current is gener-
ated with KM = 10, amplifying the RSEN
2
 term in (4.18) and, thus, the SNR reaches the 
ceiling (~82.8dB) earlier than for the high resistance range. It should be noted that this 
analysis does not include the noise contributions from the parasitic series resistance, nor 
the 1/f noise of the real chemoresistor. The former is generally negligible while the latter 
may strongly degrade SNR in real measurements. 
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4.3.4 Impedance to Pulsewidth Converter Behavior 
So far, the individual circuit blocks of the impedance to pulsewidth converter 
(ZPC) have been introduced and their noise performance has been analyzed. In summary, 
the hysteresis comparator serves as a LPF and exhibits constant input referred noise while 
the noise of integrator and current reference are functions of ti and RSEN, respectively. 
Thereby, ti and RSEN are related to each other through the pulsewidth, 
     
  
           
                               
                                               
     
(4.20) 
(4.20) expresses ti in two terms: the first term is induced by the offset (10mV) of lower 
comparator; the second term is essentially the pulsewidth induced by the difference of 
comparator offsets (10mV) and VSEN_R. Ideally, the three noise sources are uncorrelated, 
and thus, the total noise σZPC
2
 is, 
    
       
       
      
  (4.21) 
Combing all simulation and calculation results, σZPC
2
 and the corresponding SNR are 
plotted in two separated graphs (Figure 4.18 and 4.19), one for the low resistance range 
and the other for the high resistance range. Thereby, the RMS voltage noise is converted 





Figure 4.18: Total simulated RMS noise and SNR of the ZPC in low resistance mode. 
 
 
Figure 4.19: Total simulated RMS noise and SNR of the ZPC in high resistance mode. 
 
For the resistance measurement, our focus is the minimum SNR spot, which is 
located at the minimum applicable readout resistance in each sub-range. In both 







































RMS Noise SNR 
SNRMAX = 81.5dB 
SNRMIN = 41.4dB 








































SNRMAX = 71.7dB 
SNRMIN = 41dB 
σMIN = 0.88kΩRMS 
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sistance, but they do not meet the tighter ZPC noise specification of 0.5 or 0.5kΩRMS (see 
Table 4.1). The performance might especially be not sufficient, because the noise of the 
digitization stage and unknown noise sources, such as the off-chip power supply, have not 
been included. For the capacitance measurement, the maximum SNR across the re-
sistance range is the crucial performance metric since a maximum 80dB SNR is neces-
sary to meet the maximum resolution requirement (10fF). Using a 200kΩ reference re-
sistor in the low resistance range can reach 81.5dB SNR, but, similar to the resistance 
measurement case, it barely meets the requirement. Consequently, additional system level 
approaches have to be applied to further reduce the noise level. 
Three noise reduction techniques, chopper stabilization, correlated double sam-
pling (CDS), and oversampling, may be applicable in the system design. According to the 
noise analysis, the comparator noise (0.796ΩRMS), which contains mostly 1/f noise, dom-
inates the total noise at the minimum SNR spot (0.85ΩRMS). Hence, applying chopper or 
CDS is more effective to remove 1/f noise. The chopper approach may not be applicable 
because of the idea to intentionally introduce offset voltages at the comparator input. For 
the maximum SNR point, about 75% of noise power is contributed by RSEN and the ref-
erence current source. Chopper and oversampling/averaging approaches can be applied 
simultaneously to reduce both 1/f and thermal noise. Detail of the chosen approach will 
be described in section 4.5. 
The measured total ZPC noise (solid line) is compared with simulation results 
(dashed line) in Figure 4.20 for both measurement sub-ranges. The measurement and 
simulation results follow a similar trend, but the measurement noise is approximately 
50% larger than the simulated noise. 
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An Agilent MSO9404A high-performance oscilloscope was used to precisely rec-
ord the pulsewidth variation. The on-chip comparators were buffered with a low-noise 
inverting stage and the pulsewidth, the time interval between two falling edges, was 
measured with the build-in function of scope. The integrator was externally reset with 
periodic pulses generated by a function generator and different chip resistors were manu-
ally connected to the measurement setup on PCB. A screen capture of an example meas-
urement waveform is shown in Figure 4.21. Once 1000 samples were taken, the standard 
deviation of the time interval, i.e., the RMS noise of the pulsewidth, was recorded. 
 
 
Figure 4.20: Measured (solid lines) and simulated (dashed lines) resistance noise of the 
ZPC as a function of the input resistance for the low-resistance (left axis) and 










































































Figure 4.21: Measurement waveform for determining pulsewidth noise with 10Ω resistor. 
Upper and lower waveforms represent the output at the upper and the lower comparators, 
respectively. Because of inverting output buffers, negative instead of positive edges were 
observed at the transition points. 
 
4.4 Pulsewidth Digitization 
The detailed signal flow of the digitization with system clock and time-to-digital 
converter (TDC) is illustrated in Figure 4.22. The pulse output of the ZPC stage is fed 
into a clock counter and TDC to initiate and finalize the conversion process. The system 
clock is counted with the counter to perform the coarse conversion and fed into the TDC 
to determine an equivalent TDC code per clock period. Finally, using equation (4.4), the 










Figure 4.22: Signal flow diagram for digitization blocks. 
 
4.4.1 Ring Oscillator 
The system clock is generated by a current starving ring oscillator (Figure 4.23) 
consisting of 15 inverting stages. The individual stage delay is later used as LSB time 
reference of the TDC. This architecture exhibits two significant advantages: firstly, com-
bining the system clock generator and TDC saves power; secondly, measuring the clock 
period with the TDC is no longer necessary because the period is always 2NSTG times the 
LSB, where NSTG is the number of delay stages in the ring oscillator. The current starving 
architecture is chosen to provide better control of the power consumption as the maxi-
mum current in each delay cell is limited by a current source. If a simple inverter is used 
as delay stage, the power consumption may vary significantly and exceed the power 
budget as a result of process variations. In addition, current sources are located between 
the drain terminals of NMOS and PMOS to obtain better signal symmetry [116], and each 
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Figure 4.23: Current starving ring oscillator used as system clock source and TDC. 
 
To achieve 10ns resolution (Table 4.1), the delay per stage is designed to be 5ns 
(LSB), corresponding to a 0.05Ω resolution. For a 15-stage ring oscillator, 5ns delay per 
stage is equivalent to a 6.67MHz clock frequency. Serving as the bridge between analog 
and digital signals, the clock signal generated by the ring oscillator affects the noise per-
formance of the ZPC and is also sensitive to substrate noise from the digital blocks. 
Hence, the ring oscillator is placed in an independent isolation well with its own bias 
current source. 
The ring oscillator introduces additional noise during the digitization, which is 
generally known as phase noise or clock jitter. Clock jitter is normally measured in two 
ways: using a precise counter or by measuring and integrating the phase noise with re-
spect to the first harmonic. However, to find the amount of timing noise for different 
pulsewidths, it is incorrect to assume that each period jitter is uncorrelated and multiply 
period jitter by    to determine the N-period jitter [117]. Thus, counter and phase noise 
measurements are not applicable in the present application. Actually, the N-period jitter 
behaves similarly to the integrated noise, where the continuous integration becomes a 





the jitter is proportional to   ; when N is large, low-frequency correlated noise such as 
1/f, power supply, and substrate noise comprises the major portion of jitter, causing jitter 
to be proportional to N. To determine the critical N where the noise behavior changes, 
cycle-to-cycle jitter measurements with different gate time have to be performed. The re-
sults are shown in Figure 4.24. 
 
 
Figure 4.24: Measured cycle-to-cycle jitter and SNR of the ring oscillator as a function 
of the gate time. 
 
Up to approx. 20μs, the jitter versus gate time plot has a slope of 0.5 when dis-
played in a logarithm scale. For gate times longer than 20μs, the slope becomes 1, as the 
correlated noise becomes the major noise contributor. The resulting SNR (Figure 4.24) 
tends to approach a constant value because of the correlated noise, indicating that the 
maximum attainable SNR is around 86dB. 
Again, the measurement was carried out with the Agilent MSO9404A oscillo-
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oscillation signal into two identical parts: one feeds into the first channel of the scope and 
serves as the triggering signal, while the other feeds into the second channel and is de-
layed by the scope with the desired gate time. At the transition edge of the delayed signal, 
a histogram analysis was performed to obtain the time variation when crossing a fixed 
voltage level. A screen shot of the measurement waveform is shown in Figure 4.25. 
 
 
Figure 4.25: Measurement screen capture of cycle-to-cycle jitter. Jitter is measured by 
placing a decision level in the middle of clock transition edge and obtained a histogram 
of number of hits in time. 
 
Using the measured noise data of the digitization stage and the ZPC, the total 
measured system noise (solid lines) and SNR (dashed lines) are plotted in Figure 4.26 






longer than 614.4μs, the measurement data is extrapolated using the known noise trend. 
The resistance-equivalent noise level is shown on the left axis in units of ΩRMS for the 
low-resistance range and in units of kΩRMS for high-resistance range. Clearly, the maxi-
mum SNR drops below 80dB and the minimum SNR is also below 40dB, which implies 
that system-level noise reduction is inevitable. 
 
 
Figure 4.26: Measured total system noise of digitization stage and ZPC (solid lines) and 
corresponding SNR (dashed lines) as a function of the tested input resistance. 
 
4.4.2 Time-to-Digital Converter 
The block diagram and signal-flow of the full digitization stage is shown in Fig-
ure 4.27. The clock counter works closely with the TDC to perform the digitization and 
the analysis of TDC noise is not required since it is included in the ring oscillator noise 
(i.e., TDC is part of the ring oscillator). Essentially, this architecture is similar to a 
Vernier ring TDC [118], while the “ring” becomes a continuously running oscillator in-


















































enable/disable signal to the counter, a TDC encoder, and an error bit correction block. 
The TDC encoder is a thermostat encoder performing, 
                                                  (4.22) 
to convert the ring oscillator output into a 5-bit binary code. When the encoder senses a 
pulse edge, the k (positive edge) and m (negative edge) values are determined by the 
TDC output at the rising/falling moments of edges and stored in the k and m register, re-
spectively. The counter is enabled at the same time to count and register the number of 
coarse conversion clock cycles. In the cases when the encoder outputs a maximum code, 
a miscount or an over-count could have happened. Hence, the error bit correction block 
accounts for this situation. 
 
 
Figure 4.27: Signal flows and block diagram of the digitization stage. 
 
Figure 4.28 illustrates the error count situation in the digital signal timing diagram. 
When the edge of pulse appears close to the end of the maximum TDC code, the TDC 




























right at the transition of TDC code. However, if a delay causes the counter being enabled 
after the TDC code transition, a miscount will happen. In the same manner, an over-count 
will happen at the negative edge. 
 
 
Figure 4.28: Digital timing diagram of an error count occurrence example. 
 
A hardware-based finite state machine (FSM) that performs the correction algo-
rithm is shown in Figure 4.29. As a pulse edge is detected and the TDC output code is 29, 
the error bit corrector begins a follow-up process. If the pulse edge is positive and no 
count appears in the counter within 10ns, the counter will be forced to up-count once. On 
the other hand, if the pulse edge is negative but a count happens within 10ns, the counter 
will be forced to down-count once. 
 
 
Figure 4.29: Algorithmic state machine (ASM) diagram of error bit correction function. 
Pulse edge Waiting 
























4.5 Full-System Operation 
The measured resistance noise in Figure 4.26 exceeds the specified noise levels. 
Hence, we apply chopper, CDS, and oversampling techniques by modifying the primitive 
ZPC-digitization architecture and performing suitable operations. The modified system 
diagram including the noise suppression techniques is shown in Figure 4.30. 
 
 
Figure 4.30: Full system diagram and associated noise suppression techniques. 
 
All system blocks are implemented on-chip, except for the (1+Z
-1
)/2 function, a 
part of the chopper, and an averaging function after oversampling. The control digital 
block is implemented with a FSM. A chopper is applied across the chemoresistor to avoid 
RSEN 1/f noise and, at the same time, realize a pseudo-AC stimulation to mitigate polari-
zation effects. The applied chopper is slow as it follows the system readout rate (1Hz). 
CDS is accomplished with a switch and a Z
-1
-1 function by a digital subtractor. In the 
first readout, IREF_R stimulates RSEN and, thus, the ZPC generates a pulse duration associ-
ated with VSEN_R and the comparator offsets. In the second readout, IREF_R is turned off 
















two consecutive readouts yields a pulsewidth that is a linear function of RSEN. Hence, the 
CDS is effective to remove the 1/f noise of comparators, which is the major noise con-
tributor in the low SNR region. The CDS frequency is variable, depending on RSEN value. 
Lastly, the oversampling is simply done by taking measurement multiple times and aver-
aging at the end of each measurement cycle. Measurement results with system-level noise 
suppression will be discussed in Section 4.6. 
Within the one-second readout period, as many measurements as possible are 
taken until about 0.7 seconds. The remaining 0.3 seconds is reserved for finishing the last 
readout and for exporting data. When RSEN is small, each integration interval is short, 
leading to a high OSR and fast CDS. For large RSEN, the OSR is reduced automatically to 
allow more time for the input signal to settle down. In fact, the input settling and the in-
tegration share the same time interval. OSR lies in the range from 30-3500 and, thus, the 
CDS frequency is from 30Hz-3.5kHz. Digitized pulsewidth and measurement counts 
(OSR) are continuously accumulated in several registers. Finally, the raw data containing 
k, m, clock, and OSR values are transmitted through a serial bus. 
As the name suggests, the proposed system is reconfigurable for different meas-
urement purposes. Table 4.2 displays and highlights all feasible measurement modes with 
checked boxes. For the differential resistance measurement, the CDS is performed im-
plicitly by the subtraction of reference pulses which contain both information of the 






Table 4.2: Possible measurement mode of interface circuit. 
 Single-ended Differential Pseudo-AC 
Resistance 
Measurement 
100-200kΩ X X X 
100k-200MΩ X X X 
Capacitance 
Measurement 
X   
 
4.6 Full-System Characterization 
The interface system is fabricated with a 0.35μm BiCMOS process. A microscop-
ic die picture is shown in Figure 4.31. The interface circuit occupies 1.7mm×1mm, ex-
cluding pad area, with the ZPC and digitization stage separately shown in the picture. 
 
 
Figure 4.31: Microscope image of the chip containing the impedimetric chemical sensor 
interface, fabricated in 0.35μm Texas Instrument BiCMOS process. The circuit occupies 
an area of 1.7mm1mm. 
 
For the characterization, the interface chip was mounted and wire-bonded to a 
44-pin leaded chip carrier (44LDCC), which was attached to a measurement PCB (See 










capacitors, switches to select the operation modes, and buffers for communicating with a 
computer. Test resistors from 10Ω to 200MΩ and test capacitors from 0.1pF to 1nF with 
10 logarithmically spaced values per decade were manually soldered to the PCB and 
tested. Commercial chip resistors and capacitors with best accuracy and temperature co-
efficient were purchased. A wait-time of 15 minutes between each measurement allowed 
PCB and components to cool down after soldering. The serial data readout was synchro-
nized and recorded with LabView through a DAQ card. Since a complete measurement 
took more than a week, the interface chip and measurement PCB was placed in an envi-
ronmental chamber at 22°C. 
Figure 4.31 and Figure 4.32 compares the measured noise level and resulting SNR 
before and after applying the system-level noise suppression techniques. The noise was 
obtained by analyzing the output digital values acquired over 5 minutes. The dashed 
curves represent the measured jitter noise from Figure 4.26. Blue and grey curves are 
noise-suppressed results in single-ended and differential resistance measurement modes, 
respectively. The missing SNR in differential mode is due to the unavailable signal level, 
which is simply the resistance value in the single-ended mode. The differential measure-
ment was carried out with two resistors having normally the same resistance values. The 
applied techniques are shown to be effective in noise suppression. The improvement of 
SNR is about 15dB for the low-resistance mode and 20dB for the high-resistance mode, 
corresponding to 32 and 100 times reduction in noise power, respectively. The SNR is 
now >51dB from 100Ω to 100MΩ and the maximum SNR is 87.6dB. For long integra-
tion times (i.e., close to 100kΩ and 100MΩ in low and high resistance modes, respec-
tively), the differential-mode operation shows lower noise levels compared to the sin-
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gle-ended mode, because the CDS cannot efficiently remove the integration noise of the 
integrator and the digitization stage when the measurement phase has an integration pe-




Figure 4.32: Comparison of measured system noise level (expressed as noise-equivalent 

































Figure 4.33: Comparison of extracted SNR as a function of test resistance before and af-
ter applying noise suppression techniques. 
 
The noise performance of the capacitance measurement mode is measured in the 
same manner with 10 capacitance values per decade from 0.1pF to 1nF. A 100kΩ refer-
ence resistor is used for the measurement. Measured noise levels expressed as 
noise-equivalent capacitance fFRMS and the associated SNR values are shown in Figure 
4.33. When calculating SNR, the offset (108.982pF) including the on-chip integration 
capacitor and all parasitic capacitances have been removed. The interface achieves 



























Figure 4.34: Measured noise level expressed as noise-equivalent capacitance and result-
ing SNR as a function of test capacitance in capacitance measurement mode. 
 
Besides the noise measurement, an even more important system characteristic is 
the system linearity. Linearity and noise were actually measured simultaneously. The lin-
earity is calculated from the average value of recorded data, while the noise is extracted 
from the standard deviation. For the noise measurement, the precision of the tested re-
sistance and capacitance values is not a major concern, whereas it is vitally important 
when investigating the system linearity. Hence, the resistance of the test resistors was 
measured with an Agilent 34401A high-precision multi-meter and the capacitance of the 
test capacitors was measured with an Agilent 4284A precision LCR meter. The linearity 











































Figure 4.35: Measured system linearity in resistance measurement mode linearity from 
31.6Ω to 200MΩ. 
 
 
Figure 4.36: Measured system linearity in capacitance measurement mode from 0.1pF to 
1nF. 
 
The resistance linearity is measured and calculated after calibration. Since the 









































proposed interface, only a single calibration sequence is required. The calibration process 
contains two steps to find two calibration parameters: the range multiplier MR and the 
gain error correction factor GErr. As the name suggests, MR is a digital code factor be-
tween high and low resistance range and GErr is to compensate for the gain error nonline-
arity similar to an ADC. The calibration process is illustrated in Figure 4.36. The average 
of the digital code ratios between low and high resistance modes at the maximum and the 
minimum resistances (200kΩ and 100kΩ) in the overlap region is defined as MR. After 
the two sub-ranges are aligned to each other with MR, the maximum and the minimum 
resistances of the full range (31.6Ω and 200MΩ) are measured. Then, data points at 
31.6Ω, 100kΩ, and 200MΩ are normalized by the actual resistance value and analyzed by 
linear regression. GErr is defined as the slope divided by the y-axis intercept value Rnom, 
the so-called normalization factor. Finally, the resistance can be expressed in terms of 
digital code, MR, GErr, and Rnom. 
              
               
    
    
             
    
 
(4.23) 
where {MR,1} is a measurement mode dependent value. Totally, four measurement points 
are required for calibration. The number obtained in the end is essentially the resistance 
value, and thus, an absolute error instead of a relative error is shown in Figure 4.34. The 
linearity error is <±0.8% from 31.6Ω to 200MΩ. It should be noted that the Agilent 
34401A multi-meter also contributes linearity error (±0.01% up to 1MΩ, ±0.04% from 1 
MΩ - 10MΩ, and ±0.8% above 10MΩ) [119], which means the proposed interface may 





Figure 4.37: Illustration of two-step calibration. 
 
For capacitance the capacitance measurements, no range-to-range calibration but 
an offset removal is necessary. The digital code associated with the offset capacitance can 
be simply acquired without external capacitor. A capacitance normalization factor Cnom 
(code per pF) can be calculated by applying a known capacitor and measuring the incre-
ment code. 
                
           
    
 (4.24) 
The measurements displayed in Figure 4.35 shows a nonlinearity <±0.2% from 0.1pF to 
1nF. The Agilent 4284A LCR meter has accuracy depending on capacitance. In the range 
from 0.1pF to 1nF, it lies between 0.05-0.1% with a 1VRMS and 1kHz test signal [120]. 
Additional errors may come from the frequency dependency of capacitance. The ZPC 
converts capacitance around 30 (with a 1nF capacitor) to 50 (with a 0.1pF capacitor) 
times per second, while a 1kHz test signal was used in the LCR meter to obtain a SNR at 
least 60dB (i.e., 0.1% fluctuation). 
Finally, the measured circuit characteristics are compared with the defined speci-
fications in Chapter 2. All results meet the specifications. The dynamic range is limited 
by SNR and not by linearity. In resistance measurement mode, 40dB SNR can be 




























sponding to a 176dB DR. In capacitance measurement mode, 40dB SNR can be achieved 
in the range of 0.8pF to 1nF with nonlinearity smaller than ±0.2%, corresponding to a 
102dB DR. The average current consumed by the circuit is measured to be 32.7μA with a 
Keithley 6487 picoammeter. Using a 2.5V supply, this translates into an average power 
consumption of 81.8µW. 
 
Table 4.3: Comparison of specifications and measurement results. 
 Specifications Fabricated Circuit 
Power <100μW 81.8μW 
Readout Rate ~1Hz 1Hz 
Resistance DR 
160dB  
(100Ω - 100MΩ, <±1% error) 
176dB 
(31.6Ω - 200MΩ, <±0.8% error) 
Capacitance DR 
100dB 
(1pF - 1nF, <±1% error) 
102dB 
(0.8pF - 1nF, <±0.2% error) 
SNR 40dB >42.5dB 
















VERSATILE CHEMICAL FIELD-EFFECT TRANSISTOR 
INTERFACE 
 
This chapter discusses a versatile interface circuit developed measuring ChemFET 
characteristics. In the first sub-chapter, design specifications and possible implementa-
tions are reviewed. Next, in Chapter 5.2, the proposed low-power measurement scheme 
and the associated system design will be described. To reduce power consumption, an 
efficiency analysis of the most power-hungry system components is given in Chapter 5.3. 
Subsequently, the proposed body-guarded analog switch (BG-switch), which is used in 
the interface system, is analyzed. Finally, the full system is characterized and the perfor-
mance is compared with the specifications established in Chapter 2. 
 
5.1 System Level Requirement 
As discussed in Chapter 2, none of the interface circuits being proposed for 
ChemFETs is able to supply voltages beyond chip VDD. Generating high voltages with 
ICs is not a new concept and can be easily realized with charge pumps or inductor-based 
DC-DC converters. However, efficiently measuring IDS or VGS with on-chip high-voltage 
generators is a challenge. Within the defined specifications, applying a continuous IDS = 
10μA at VDS = 10V already consumes the maximum power budget of 100μW. Although 
duty-cycled operation is applicable as the readout rate is only 1Hz, the DC-DC converter 
loss great amount of energy through ChemFET in each measurement cycle before stabi-
lizing at regulated voltage from initially idle state since the ChemFET keeps draining 
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current when the converter tries to supply voltage. Fast switching can shorten the stabili-
zation transients, but high switching frequencies increase the gate-drive loss and the os-
cillator power consumption. Furthermore, the associated switching noise also makes IDS 
and VGS noisy, reducing the system resolution. Without switching noise, achieving the 
defined drain current (<±1%) and threshold voltage (<±10mV) resolution is usually not a 
significant challenge, and has been realized in some of the monolithic ISFET systems in-
troduced in Chapter 2. 
Unfortunately, switching DC-DC converters, either capacitor-based or resis-
tor-based, are unavoidable for boosting voltages. Our approach begins with selecting 
suitable converters for gate and drain biases. Then, by manipulating the control of the 
converters and the readout strategy, a low-power and switching-free measurement 
scheme, discussed in detail in the next sub-chapter, is proposed. Obviously, ChemFETs 
consume most power via the drain current IDS, while requiring only charges to bias the 
gate. Thus, an on-chip charge pump and an inductor-based DC-DC boost converter are 
chosen for gate and drain biases, respectively. If the drain bias is to be supplied with an-
other charge pump, the second charge pump should be composed of multiple large 
off-chip capacitors and driven by a fast switching clock in order to source sufficient 
amount of energy, which is what we try to avoid. 
 
5.2 System Overview and Operation 
To avoid switching noise, the DC-DC converters connected to drain and gate 
should be idle when taking IDS or VGS measurements. For the gate terminal, the charge 
pump simply stops switching and hold charges across the gate-source capacitor. Even 
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though stopping switching the boost converter causes an immediate drop in VDS, a 
ChemFET biased in the saturation region behaves as a constant current source, assuming 
that channel length modulation is negligible, for a time period tsat until VDS drops below 
saturation voltage VDS(sat). If tsat, which can be increased by placing a large regulating ca-
pacitor at the output of the boost converter, is long enough, a measurement can be taken 
within tsat. This way, switching free measurement is realized, but the long boost converter 
transient, which causes a substantial energy loss, is still a significant concern. The ulti-
mate reason is that the ChemFET keeps draining current even before VDS reaches the tar-
get voltage. Hence, one simple way to decrease the transient time during which IDS is 
non-zero is to disable the ChemFET when the boost converter is charging the output ca-
pacitor. This whole idea is illustrated in Figure 5.1. 
 
 
Figure 5.1: Illustration of drain biasing scheme and associated VDS and IDS waveforms. 
The measurement period is exaggerated in the waveform plot. 
 
The operation is divided into two phases. In phase 1, the boost converter charges 
the output capacitor, which is now called energy storage capacitor CEG, and a switch 
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loss through the device under test (DUT)). In phase 2, assuming that sufficient gate volt-
age is applied, the boost converter is turned off and the switch is closed to discharge CEG 
through the DUT. During the discharge phase (see timing diagram in Figure 5.1), the 
voltage across CEG will decrease linearly with approximately constant IDS as long as the 
ChemFET remains biased in saturation region. If a current measurement is always taken 
with the same time delay td after the initiation of the discharge process, the measured 
current non-linearity is not significant. Because of channel length modulation, the IDS 
measured after td is lower than the drain current IDS0 at the beginning of discharge phase. 
If ΔVD represents the voltage drop during the discharge process, ΔVD after the time td can 
be derived as, 
    
      
           
 (5.1) 
where λ is channel length modulation factor. Note that ΔVD is not simply tdIDS0/CEG be-
cause the channel length modulation is also a function of ΔVD. As a result, the actual 
drain current being applied at td becomes, 
          
       
           
          (5.2) 
where FCH denotes a factor between the measured ID and the IDS0. If FCH would be a con-
stant, the actual measurement current applied at time td would always be the same frac-
tion of IDS0, even if IDSO changes. Thus, changes in IDS0 could be appropriately monitored 
by measuring Id at time td. However, FCH is a function of IDS0, introducing a non-linearity 
in the relation between ID and IDS0. This non-linearity can be expressed by the sensitivity 
FCH to changes in IDS0 as follows, 
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 (5.3) 
Using reasonable numbers, CEG = 3.3nF, td = 1ms, IDS0 = 10μA, and λ = 0.005V
-1
 (the 
channel length modulation factor measured for a 5μm channel length IGZO TFT), a large 
10% IDS0 change results in only a 0.15% change in FCH, i.e., a 0.15% nonlinearity. Using 
long channel ChemFETs, short delay times, low biasing currents, and large ener-
gy-storage capacitors the linearity can be further improved. 
The complete ChemFET interface that utilizes the measurement scheme proposed 
in Figure 5.1 is shown in Figure 5.2. The system provides external digital control of gate 
and drain bias voltages, but the readout signals, IDS and VGS, are only analog. To increase 
flexibility, the system is made highly reconfigurable by breaking it up into individual 
system blocks. Depending on the desired operation mode, each block can be re-routed in 
a package through bonding wires or on a PCB with switches. Note that not all off-chip 





Figure 5.2: The rectangular box denotes the boundary between on-chip and off-chip 
components. Corresponding connections of ChemFET to the interface in different meas-
urement modes are described in Table 5.1. 
 
A 5-bit DAC controls drain voltage up to 13V with a resolution of 0.5V/LSB and 
a 7-bit DAC controls gate voltages up to 6.44V with 70mV/LSB resolution (the values 
are based on measurement results). The output voltages of boost capacitor charger and 
charge pump are compared to digitally assigned values through feedback networks to 
regulate VD and VG, respectively. All bias voltages as well as a voltage reference are gen-
erated on chip. A slow system clock (1kHz) is generated with a relaxation oscillator for 
low power operation. The detail system operation depends on the measurement mode and 
signal routing. 
In constant voltage mode, both DC-DC converters are activated to charge up VD 






































The converter that finishes charging first is simply deactivated and holds charges until the 
other converter reaches its target voltage. The boost converter charges CEG through the 
body diode of a P-mirror into VDD and automatically disables the mirror. A loading ca-
pacitor is placed at the output of the charge pump for two reasons: (1) to reduce the volt-
age step for each charging cycle in order to improve the VG accuracy and (2) to avoid a 
VG drop caused by the discharging switch. The ChemFET source is connected to the ter-
minal VS_V to discharge CEG into VDD. Referencing the ChemFET source to VDD instead 
of ground is because of the “boost” characteristic of the charge pump and the capacitor 
charger, which only generate voltages above VDD. Hence, a bootstrap circuit is required 
for driving the discharge switch. The discharge current will be redirected to IDS_OUT 
through a P-mirror and a load resistor can be connected to the IDS_OUT terminal to convert 
the current into a voltage. Since the current (or the voltage) is only a short pulse, the input 
of a sample-and-hold (S/H) amplifier employing an ultra-low leakage technique (de-
scribed in Chapter 5.4) can be connected to IDS_OUT terminal to hold the readout value, 
Thereby, the read out is synchronized with the discharge signal with a fixed time delay td 
= 1ms. 
In constant current mode, the ChemFET source has to be connected to a current 
sink terminal VS_I. The desired IDS can be adjusted by an external resistor RREF_I. To ob-
tain the variation in VT, VS is measured at a fixed VG, and thus, VS_I is connected to the 
input of the S/H amplifier. One of the advantages of the constant current mode is its im-
munity to non-linearity because IDS0 in (5.3) is always a constant. 
Although the design and characterization of the interface focuses on the constant 
voltage and constant current modes, additional sub-modes can be realized with the pro-
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posed interface. If high voltage operation is not necessary, one or both converters can be 
disabled by assigning zero VD and/or VG code(s) to save power. In these cases, we can 
take advantage of the constant VDD to bias the ChemFETs with proper signal routings. In 
Table 5.1, all possible situations and their corresponding routings are listed. Note that 
different restrictions are applied in different modes (e.g., VS_I < VDD due to the input 
common mode range of the S/H amplifier). Maximum attainable VGS and VDS may also 
vary according to the selected mode. 
 
Table 5.1: Detail applicable operation modes with associated signal routing and  
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Constant 
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VDD VS_I VD Sat. VS_I X  
VGS<VDD 
VDS<VDD 
VDD VS_I VDD Sat. VS_I   
 
5.3 Pulse-activated Boost Capacitor Charger Analysis 
Among the various blocks in the proposed interface system, the boost capacitor 
charger consumes the majority of the system power as it charges a large CEG (usually in 
~nF) to provide enough energy for the discharge period. Hence, the efficiency of the 
boost capacitor charger strongly affects the total power consumption. The design and be-
havior of PCB-based high-power high-voltage (>1kV) capacitor chargers based on reso-
nant or boost converter architecture have been discussed [121-123]; however, the effi-
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ciency analysis, especially for integrated converters, has not yet been done. Moreover, we 
pulse the boost converter instead of using conventional duty-cycle control because of the 
slow system clock (1kHz). 
The schematic of the pulse-activated boost capacitor charger is shown in Figure 
5.3. Except for the inductor, CEG, CFB1, and ChemFET (DUT), all components are im-
plemented on chip. The region circled by the dashed box is essentially a boost converter. 
The inductor is energized by pulsing SWL and de-energized through CEG and the anno-
tated body diode in the current mirror. To regulate the drain voltage without losing 
charges in CEG, the charger employs a capacitively coupled feedback network consisting 
of a voltage divider (CFB1 and CFB2) and two switches (SWF1 and SWF2). Voltages across 
CFB1 and CFB2 are respectively reset to zero and VDD at the beginning of each charging 
cycle so that the feedback voltage with respect to ground will be a factor of the voltage 







Figure 5.3: Schematic of the pulse-activated boost capacitor charger. Components in the 
dashed box form a boost converter. Other components are ChemFET and supporting con-
trol circuits. 
 
The first three cycles of the inductor current IL and CEG voltage VC waveforms are 
shown in Figure 5.4. Φ1 and Φ2 denote the energizing and de-energizing phases of the 
inductor, respectively, where the duration of Φ1 is essentially the pulsewidth tPL. The 
pulse is synchronized with the 1kHz system clock and the pulsewidth is adjustable using 



































Figure 5.4: Inductor current and capacitor voltage waveforms. VC,n denotes the ultimate 
capacitor voltage after nth energizing/de-energizing cycle. 
 
The power loss mechanisms in the proposed charger include diode loss, resistive 
loss, and ringing loss. Each mechanism will be analyzed separately by assuming the other 
two losses are negligible. Because the increase of the capacitor voltage is a highly non-
linear recurrance process, the losses are not constant either from cycle to cycle; thus, a 
number of assumption and approximation are made to simplify the analysis. The purpose 
of the analysis is not to accurately determine the absolute energy losses, but instead, we 
try to understand the behavior of each loss mechanism as a function of the operation pa-
rameters (e.g., pulsewidth). 
To aid the following analysis, measured values of device parameters in the boost 
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Table 5.2: Measured device values (ranges) of boost capacitor charger. 
Parameter Symbol Value (Range) 
Inductance L 80μH 
Inductor serial resistance RESR_L 1.4Ω 
Switch resistance RSW 61.2Ω 
Energy storage CEG 3.3nF 
Drain parasitic capacitance of switch Cpar 9.7pF 
Total diode forward bias voltage VD 1.6V 
Driving pulsewidth tPL 100-1000ns 
Maximum inductor current IL_MAX 4.24-27.4mA 
 
5.3.1 Diode Loss 
The diode loss is analyzed only in phase Φ2 because there is no diode involved in 
phase Φ1. The simplified circuit schematic and current flow diagram associated with di-
ode loss is shown in Figure 5.5. Because of conservation of energy, the energy stored in 
the inductor Eind will be either dissipated in DB and DBody or transferred to CEG. Thus, the 
energy stored in the inductor Eind can be written as, 
               
    
 
   
 
 
        
        
  
                    
 
 
        
        
   
(5.4) 
(5.5) 
where toff is the time when the inductor current drops to zero and IL(n,t) the inductor cur-
rent as a function of time and cycle number n. The first term of (5.4) and (5.5) represents 
the diode loss, while the second term is the energy being transferred to the capacitor. 
Hence, the transfer efficiency of the n-th cycle is, 
       
           
               
 (5.6) 
(5.6) implies that the efficiency depends only on the initial and final voltages of the nth 
cycle and increases with n. Intuitively, this is because, in Figure 5.4, the diode loss is es-
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sentially the product of VD and the area below IL(n,t) in Φ2 which decreases with n. This 
is because the VC,n increases with n and, thus, IL(n,t) drops even faster. By summing the 
loss over n cycles with VC,0 = 0, the total loss in the diode can be found, 
                          
 
   
           (5.7) 
and the overall efficiency becomes, 
    
    
        
 (5.8) 
(5.7) and (5.8) state that the total diode loss and the overall efficiency depend only on the 
final targeted capacitor voltage. The efficiency increases with the target voltage. Intui-
tively, the diode loss is proportional to the total charge flow through the diodes and the 
total charge is only related to the capacitor voltage. Thus, the efficiency (or loss) is only a 
function of capacitor voltage. For the maximum VC = 13V in the proposed interface and a 
simulated VD around 1.6V, the best attainable circuit efficiency without considering other 
loss mechanisms is 80.2%. 
 
 









VC VD + 
VDD 




5.3.2 Resistive Loss 
The resistive losses during the energizing phase are caused by the inductor series 
resistance RESR_L and the switch resistance RSW, as is illustrated in Figure 5.6. Assuming 
a short energizing period (i.e., tPL << L/(RESR_L + RSW)), the inductor current increases 
linearly with time until tPL. The total energy loss after n cycles is n times the loss in one 
cycle and can be easily derived as, 
                      
   
 
  
    
 
    
   
 
   
               
 
     
(5.9) 
In (5.9), n and tPL are mutually related parameters. The amount of energy stored in the 
inductor is proportional to tPL
2
 and, thus, for a given VC (i.e., capacitor energy), n is in-
versely proportional to tPL
2
. Hence, the LossR1 is effectively proportional to tPL. 
 
 
Figure 5.6: Simplified circuit and signal flow used for analyzing resistive loss in the en-
ergizing phase. 
 
Analyzing resistive losses in the de-energizing phase is more difficult because IL 
is essentially part of a damped resonating waveform (Figure 5.7). A straightforward way 









of equivalent series resistor (RESR_L and diode resistance) and IL
2
(n,t) from t = 0 to t = toff. 
However, in this work we are more looking for a simple expression that helps guide the 
design towards better efficiency. Thus, instead of solving differential equations, we try to 
take advantage of the quality factor, which is defined as, 
    
             
                           
 (5.10) 
Assuming RESR_L is small and the change of the resonant frequency due to RESR_L is neg-
ligible, the energy dissipated in every quarter-cycle is the same. Now, the total energy 
stored in the circuit is the energy stored in the inductor, the capacitor, and the pseudo en-
ergy stored in the two diodes. The diode voltage drop (similar to a battery) can be inter-
preted as a pre-charge voltage across CEG. This way, energy is exchanged between the 
inductor and the capacitor, and the de-energizing current can be viewed as part of reso-
nance current starting at - /2 at a pseudo IL level IEQ, which essentially describes the cur-
rent waveform needed to move all energy back into the inductor (Figure 5.7(b)). Thus, 
the following energy balance holds: 
 
 








            
  (5.10) 
In Figure 5.7(b), the region from -t0 to 0 essentially describes the de-energizing waveform 





(a)  (b)   
Figure 5.7: (a) simplified circuit, signal flow, and (b) pseudo inductor current concept 
used for analyzing resistive loss during the de-energizing phase. 
 
The ratio of the energy dissipated from -t0 to 0 compared to the dissipation in a 
quarter cycle (- /2 to 0) can be expressed as, 
                   
                    
 
           
  
 
           









      
      
     
 
      
     
   
      
 
     
   
(5.11) 
(5.11) can be further simplified since IL_MAX << IEQ except for the first few de-energizing 
cycles. This assumption is valid as, after a few charging cycles, the total energy stored in 
the circuit is generally large compared to the energy added into each cycle. Finally, (5.11) 
becomes, 
                   




      
 
     
  (5.12) 
Thus, the total energy loss becomes, 
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Where the total dissipation from –p/2 to 0 equals ¼  times the total stored energy LIEQ,k
2
 
divided by the Q-factor. We can see that the energy dissipation in a single cycle decreases 
with n since IEQ.n increases with n. Intuitively speaking, it is again because the area un-
derneath IL(n,t) in Φ2 decreases with n (Figure 5.4). The term IL_MAX
3
 is proportional to 
tPL
3
. By substituting IEQ.n with (5.10) and using the assumption that the stored energy in 
the capacitor is larger than the energy stored in the inductor in each cycle, 
        
   
 
     
 
   
  
   
 
       
  
   
          
 
 
   
   
 
   
   
 
       
 
   
 (5.14) 
With a fixed target VC, an increase n effectively adds terms to the summation. If we con-
sider an equally spaced VC,n series (in reality, VC,n – VC,n-1 becomes smaller for increasing 
n), the summation in (5.14) can be simplified as, 
 
   
 
   
   
 
 
   
   (5.15) 
because the derivative of the summation in (5.15) with respect to n yields several terms of 
poly gamma function, which is roughly a constant (±1% if n > 3). Thus, the total resistive 
loss in Φ2 is, 
            
      (5.15) 
It is not surprising that (5.15) yields the same behavior as the resistive loss in Φ1 since, 
except for the first few cycles, IL(n,t) varies approx. linearly with time in both Φ1 and Φ2. 
In fact, the resistive loss in Φ2 is much smaller than in Φ1 because the series resistance 
measured in Φ1 (RESR_L + RSW = 62.6Ω) is much larger than that in Φ2 (RESR_L = 1.4Ω). 
Ultimately, we can conclude that the overall resistive loss is proportional to tPL. 
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          (5.16) 
 
5.3.3 Ringing Loss 
The ringing loss mechanism is illustrated in Figure 5.8. At the beginning of Φ2, 
IL(n,t) charges a parasitic capacitor Cpar from approx. 0 to VD + VC,n-1 before charging 
CEG. When IL(n,t) drops to zero at the end of Φ2, the voltage across Cpar reaches VD + VC,n. 
The energy stored in Cpar is ultimately a loss, called ringing loss [124]. The name comes 
from the fact that the energy in Cpar is dissipated through a damped resonance occurring 
right after IL(n,t) = 0 between L and Cpar (the oscillation is damped because of parasitic 
resistances). The ringing dissipates most energy stored in Cpar and lasts until the voltage 
across Cpar becomes VDD; the residual energy (0.5CparVDD
2
) will be lost in the next ener-
gizing cycle. By measuring the ringing period of the developed circuit, Cpar is found to be 
9.7pF. Cpar consists of pad, leads package, PCB, and diode parasitic capacitances, as well 
as drain-gate and drain-body capacitance (n-well-body p-n junction) of the 
drain-extended MOSFET (DEMOS) switch. A screen capture of the measured inductor 
current through several ringing cycles is shown in Figure 5.9. 
 
 













Figure 5.9: Oscilloscope screen capture of inductor current (measured with a small re-
sistance in series with circuit and supply voltage) in boost capacitor charger including 
energizing phase Φ1, de-energizing phase Φ2, and subsequent ringing phase. 
 
The total ringing loss is the summation of the maximum energy being stored in 
Cpar in each cycle, as charging Cpar with L only incurs small resistive losses associated 
with RESR_L. 




   





              
 
 
         
 
  (5.17) 





       





         
         
 
  
  (5.18) 
(5.18) can be simplified as, 
        
                    
  (5.19) 





        
 




      
 
       
 
   
 (5.20) 
Substituting (5.17) with (5.20) yields, 
         
 
 
         
      
 
       
 




    
  
 
       
 
   
 (5.21) 
In (5.21), the coefficients of the n and n
2
 terms are of the same order and, thus, the n
2
 
term dominates the ringing loss as it increases much faster than n. Because n and IL_MAX 
are, respectively, proportional to tPL
-2
 and tPL, we can conclude that the ringing loss is, 
          
       
  
 
   
  (5.22) 
(5.22) states that the ringing loss can approach infinite if tPL is extremely short. In fact, if 
tPL is too short to energize the inductor with sufficient energy to charge Cpar to VDD + 
VC,n-1, the overall efficiency will become zero. Intuitively, (5.22) means that if a short tPL 
is chosen, more cycles are needed to charge CEG to the same value, and thus, ringing and 
the associated loss occur more often. 
 
5.3.4 Total Loss 
After analyzing individual the loss mechanisms, the dependence of diode, resis-
tive, ringing, and total losses on the pulsewidth can be shown on the same graph (Figure 
5.10). It should be emphasized that this figure is solely conceptual and not drawn to scale. 
With the efficiency being inversely proportional to the system losses, the minimum in the 




Figure 5.10: Illustration of diode, resistive, ringing, and total loss as a function of tPL. 
 
The simulation boost capacitor charger efficiency as a function tPL for different 
target VC is shown in a 3D graph in Figure 5.11. Clearly, a region yielding maximum ef-
ficiencies (the blue ridgeline) can be seen at tPL around 300ns to 400ns for VC from 4V to 
13V. The decrease in efficiency is due to the increase in resistive losses when tPL is 
>400ns and the increase in ringing losses when tPL is <400ns. At higher VC, higher max-
imum efficiency is achieved because the relative contribution of the diode loss with re-
spect to the overall invested energy decreases. For tPL = 100ns, the maximum achievable 
VC is 10V. Points with long tPL at low VC are not recorded because of large errors 
(>200mV) between real VC and targeted VC caused by discontinuous VC values. During 
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Figure 5.11: Simulated boost capacitor charger efficiency as a function of tPL and VC. 
 
5.4 Body-Guarded Switches and Applications 
 
In the proposed interface, switched-capacitor (SC) circuits are widely used for 
their low power consumption. However, the capacitors in SC circuits begin to lose or 
gain charges right after every clock edge through imperfect (leaky) switches and, thus, 
clock periods induce voltage errors, especially for our low-speed system, unless large ca-
pacitors are used. Hence, we propose a low-leakage body-guarded switch (BG-switch) 
technique to improve voltage accuracy. BG-switches are used at the output of the charge 
pump and in the S/H amplifier in the ChemFET interface. Replicated circuit blocks were 
fabricated together with the same circuits employing conventional CMOS transmission 
gates on a separated chip (Figure 5.12) to compare their performance. An additional ap-
plication, an SC amplifier, is also demonstrated on the same chip. 
Resistive Loss ↑ 




Figure 5.12: Microscope image of the chip containing BG-switch enabled test circuits as 
well as test circuits using conventional transmission gates, fabricated in 0.35μm Texas 
Instrument BiCMOS process. The die size is 2mm  1mm. 
 
In standard process technologies, MOSFETs are often used as analog switches, 
and MOSFET off-state leakage currents often dominate the SC circuit leakage, while the 
leakage of the capacitor itself can be ignored. MOSFET leakage currents cannot be treat-
ed as a switch imperfection similar to charge injection phenomena and, thus, cannot be 
mitigated with fully-differential SC circuits [125]. In practice, the error in the ful-
ly-differential architecture could even increase when two capacitors holding opposite half 
signals are subject to leakage currents in opposite directions. 
As depicted in Figure 5.13, the leakage current in an off-state MOSFET consists 
of gate leakage (IG), subthreshold leakage (ISVT), punchthrough current (IPUN), 
gate-induced drain leakage (IGIDL), and p-n junction reverse-biased current (IREV) [126]. 
The magnitude and relative contribution of each leakage source strongly depend on the 
fabrication process [127]. Considering the applications in low-speed SC circuits, we fo-
cus here on leakage reduction in a mature, commercial 0.35μm BiCMOS process. With 















we can neglect IG in this work compared to other leakage sources [129, 130]. 
 
 
Figure 5.13: Leakage current sources in MOSFETs in (left) device cross-sectional view 
and (right) transmission gate symbol. In the symbol view, ISVT and IPUN are merged to be 
ICHN and IGIDL and IREV are merged to be IJC_N or IJC_P. 
 
Engineers became aware of the leakage problem when MOSFETs with 
sub-micrometer gate length were used for power gating in digital circuits. Using high 
threshold voltage devices [131, 132] or applying a gate-source underdrive [133, 134] are 
effective ways to suppress ISVT in power-gating applications. In analog circuits, the gate 
underdrive technique can be implemented into the analog switches [135] to improve cir-
cuit non-linearity caused by switch leakage. However, all leakage currents are a function 
of the MOSFET terminal voltages and, thus, ISVT may not always be the dominant factor. 
A solution that takes more leakage sources into account is to inject a compensation cur-
rent, generated by a switch replica, into the circuit leaky node [136, 137]. This method 
provides more accurate leakage cancellation, but requires complex circuits and the can-
cellation efficiency is limited by device mismatch. 
The BG-switch technique is inspired by the shielding concept of a triaxial cable, 
which is used for measuring extremely small currents (Figure 5.14(a)). To solve the 






















same potential as the inner core is inserted in between inner core and outer shield. This 
inner shield blocks away any leakage current and redirects it into the buffer. In a 
MOSFET, the ultimate reason for device leakage is non-zero potential drops across p-n 
junctions and along the device channel. Consequently, we can mimic the triaxial cable by 
dynamically biasing the body terminal to force potential drops across junctions to zero 
and redirect the channel leakage current into the buffer, as long as the switch is in the off 
state. 
The practical implementation of the BG-switch is shown in Figure 5.14(b). When 
the BG-switch is on, it works like a conventional transmission gate (TG) (i.e., biasing the 
NMOS body at VSS and the PMOS body at VDD). In the off state, however, the body ter-
minal of the BG-switch is biased at the potential of the leakage sensitive node VSEN 
through a unity-gain buffer. A TG operating in phase with the BG-switch is appended to 
avoid forward bias of parasitic diodes in the BG-switch. 
 
(a) (b)  
Figure 5.14: (a) Cross section and driving buffer of a triaxial cable. (b) Practical imple-
mentation of a BG-switch with MOSFETs. ICHN denotes the total channel leakage current 
































In the off state, most of the voltage difference between VIN and the BG-switch 
body is dropped across the TG. This brings the source of MBG_N and the drain of MBG_P 
close to VSEN. A gate underdrive hence is automatically formed in the BG-switch to sup-
press ISVT when VSEN lies between VDD and VSS. ISVT is further reduced because of the 
decrease of drain induced barrier lowering (DIBL) effect. IPUN is also decreased as the 
small p-n junction bias reduces the proximity of depletion regions underneath the channel. 
Furthermore, no matter how large the residual ISVT and IPUN, they will be finally redi-
rected into the buffer (ICHN) without affecting the leakage sensitive node. Finally, IGIDL 
and IREV are strongly suppressed by reducing the voltage drop across the junction, but a 
small residual could appear as a result of a buffer offset. 
The implementation of a BG-switch requires an isolated NMOS. This is possible 
in a BiCMOS process since either an n- or p-buried layer is usually available. Consider-
ing the layout, the buffer offset should be minimized to reduce the residual IGIDL and IREV. 
Non-butting body contacts are preferred as they avoid forming highly-doped p-n junc-
tions and reduce band-to-band tunneling (BTBT) currents in IREV. Such layout slightly 
increases the chance of latch-up, but we can prevent it with a ring body contact and suffi-
cient separation between NMOS and PMOS. Other small residual leakages that cannot be 
eliminated with BG-switches include the capacitor leakage and edge direct tunneling 
(EDT) current through the gate oxide. 
The simplified BG-switch shown in Figure 5.15 will be used in subsequent SC 
circuit schematics. The shaded switch has a dynamic body terminal, and VBG is the cor-
responding second body bias. Not all switches in a SC circuit require the BG technique, 
but only those that significantly affect charges being held. To use a BG-switch, the first 
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step is, thus, to determine the critical switches in a circuit. 
 
 
Figure 5.15: Simplified switch with a TG on the left and a BG-switch on the right. 
 
5.4.1 Sample-and-Hold Amplifier 
The S/H amplifier shows the most straightforward way to use a BG-switch. As 
shown in Figure 5.16, the leakage sensitive node is VHOLD and the amplifier itself can 
apparently serve as the unity-gain buffer. In the chip implementation, VIN is further buff-
ered by an on-chip unity gain buffer. As leakage current is usually not a well-modeled 
parameter, simulation do not show reliable results for the effect of the BG-switch. Con-
sequently, a large (CHOLD = 11.99pF) poly-poly capacitor is chosen to ensure that the ob-
servation time of the VOUT change is sufficient over a wide temperature range. 
 
 
Figure 5.16: Schematic of sample-and-hold amplifier employing BG-switch. ILKG de-
notes switch leakage flowing through CHOLD. 
 
The leakage current ILKG in the S/H amplifier can be measured through the output 


















     
          
  
 (5.23) 
In all three circuits, the voltage change was recorded using an oscilloscope over time 
(Figure 5.17) and the slope ΔVOUT/ΔT was determined by linear regression. Right after 
the final sampling pulse, VIN was brought down 1V to generate a stress across the switch. 
For this specific chip, the output voltages drop at 0.705μV/s and 12.74μV/s with TG- and 
BG-switch-enabled S/H amplifier with VIN =1.65V, respectively. 
 
 
Figure 5.17: Measured output waveforms of S/H amplifiers (1: BS-switch, 2: conven-
tional TG) together with input voltage (3) and sampling pulses (4). 
 
To compare the BG-switch performance with conventional TG and prove its use-
fulness in the S/H amplifier, 63 chips were characterized at room temperature (22°C) 
with a sample voltage VIN at mid-rail (1.65V). The histograms in Figure 5.18 show the 
ILKG distribution over the sample set. The resulting current averages are 114±408aA (3σ) 
and -8.75±12.02aA (3σ) for the TG and BG-switch-enabled S/H amplifiers, respectively. 
VIN 
Amplifier output with BS-switch 









If averaging is done after taking absolute values of ILKG, which is more meaningful, the 
BG-switch yields a 21dB improvement in device leakage over TG (12.02aA vs. 
135.59aA). 
 
(a)  (b)  
Figure 5.18: Leakage current distribution across 63 samples of S/H amplifiers (a) with 
TG (114±408aA (3σ)) and (b) with BG-Switch (-8.75±12.02aA (3σ)). 
 
Since the S/H amplifier should not only operate at a single voltage point, we 
measured ILKG of a chip with average performance at room temperature across an input 
voltage range from 0.3V to 3V considering the input/output voltage range of the on-chip 
buffer. A strong voltage dependency of ILKG in the TG-enabled circuit was observed (Fig-
ure 5.19), which was further investigated in the time domain by sampling a 1.65±1.3VP-P 
sinusoidal wave (Figure 5.20). This VIN dependency is the result of changing voltage 
stress at the leakage sensitive node. To ensure the switch can operate in practical applica-
tions during the holding time, a +1V stress is applied to VIN when VHOLD is below 1.65V, 



























































































Figure 5.19: Switch leakage current in S/H amplifiers as a function of the input voltage. 
Switches with average leakage current based on the statistical results in Figure 5.18 were 
chosen for this measurement. 
 
In some applications, such as bio-implantable chips, the circuit temperature de-
pendency is not a big concern. However, many applications require stable circuit perfor-
mance across a wide temperature range. Thus, the circuit leakage current was measured 
from -40°C to 120°C (Figure 5.21), indicating a reduced leakage of the 
BG-switch-enabled circuit up to 100°C. This is not a surprising result, because even a 
~mV buffer offset, which can forward bias either the NMOS or the PMOS body diode, 


































Figure 5.20: Time-domain view of voltage dependency of leakage current in TG and 
BG-switch. VIN is a sinusoidal wave of ±1.3VP-P biased at 1.65V. 
 
 
Figure 5.21: Switch leakage current in S/H amplifiers as a function of temperature. 
Switches with average leakage current based on the statistical results in Figure 5.18 were 






































5.4.2 Switched-Capacitor Amplifier 
The implementation of the BG-switch in a SC inverting amplifier is shown in 
Figure 5.22. The inverting input of the operational amplifier (OPA) is the leakage sensi-
tive node, where the leakage current flows into the BG-switch connected across CFB. To 
drive the BG-switch body terminal, we can simply use the on-chip VREF instead of a 
buffer because the leakage sensitive node is always kept around VREF through the nega-
tive feedback. The inverting amplifier in this work is designed to provide a 40dB gain to 




Figure 5.22: Schematic of SC amplifier employing BG-switch. IC_FB and IC_IN denote 
switch leakages flowing through CHOLD and CIN, respectively. ILKG is the total leakage 
current through the switch. 
 
The leakage current in the SC amplifier is the sum of IC_FB and IC_IN (Figure 5.22) 
from two different capacitors CFB and CIN, respectively. It can be shown that the ratio of 
IC_FB to IC_IN is given by 
 
     
     
   
   


















where A is the open-loop gain of the OPA. This means the switch leakage current ILKG is 
dominated by IC_FB, and hence we can follow the same approach in (5.23) to have 
           
        
  
 (5.25) 
The output waveforms of SC amplifiers employing TG and BS-switch are shown in Fig-
ure 5.23. After a 10ms sampling time, the amplifiers hold voltage for 100 seconds. For 
this specific chip, the output voltages drop at 177μV/s and 6.59mV/s with TG- and 
BG-switch-enabled SC amplifier with VIN = -5mV, respectively. 
 
 
Figure 5.23: Measured output waveforms of inverting amplifiers (1: BS-switch, 2: con-
ventional TG) together with sampling pulses (3) for a -5mV DC input voltage. 
 
Again, 63 chips were characterized at room temperature and at -10mV DC input 
signal (Figure 5.24). The average leakage current in TG and BG-switch-enabled SC cir-
cuits were analyzed to be -1.376±3.42fA (3σ) and 33.43±178.9aA (3σ), respectively. The 
values are expected to be different from the S/H amplifier because the voltage stress at 
Amplifier output with BS-switch 







the leakage sensitive node is now at an on-chip VREF (~700mV) instead of 1.65V mid-rail. 
Considering again the averages of absolute ILKG values, the BG-switch-enabled circuits 
show a 28dB improvement over the circuits with TG (1.368fA vs. 54.52aA). 
 
(a)  (b)  
Figure 5.24: Leakage current distribution across 63 samples SC amplifiers (a) with TG 
(-1.376±3.42fA (3σ)) and (b) with BG-switch (33.43±178.9aA (3σ)). 
 
Similar to the S/H amplifier, a measurement of ILKG versus an input signal range 
from -20mV to 0V was taken with an average performance chip at room temperature 
(Figure 5.25). As expected, ILKG does not show a strong dependency on VIN since the 
voltage at the leakage sensitive node is always kept around VREF. A measurement from 
-40°C to 120°C was also conducted using an average performance chip (Figure 5.26). 
The BG-switch-enabled SC circuit shows smaller ILKG up to 110°C; similar to the S/H 







































































































Figure 5.25: Switch leakage current in SC amplifiers as a function of the input signal. 
Switches with average leakage current based on the statistical results in Figure 5.24 were 
chosen for this measurement. 
 
 
Figure 5.26: Switch leakage current in SC amplifier as a function of temperature. 
Switches with average leakage current based on the statistical results in Figure 5.24 were 




























































5.4.3 High-Voltage Switch 
To show how the BG-switch technique can be applied to a DEMOS, we demon-
strate a resettable high-voltage capacitor charger in Figure 5.27. CHOLD is an off-chip ca-
pacitor holding voltage values determined by the number of switching cycles of a Dick-
son charge pump. A DEMOS is connected to CHOLD to allow resetting and programming a 
time-varying VHOLD. It has a large n-well diffusion drain, and it also sustains high voltage 
stress, which implies that large leakage currents could appear in the off state. When the 
BG-switch is applied, the body of the guarded DEMOS requires a bias close to VHOLD. 
We can take advantage of the charge pump and place CBUF to make a pseudo buffer. Usu-
ally, the small CBUF is charged faster than CHOLD and the excessive CBUF voltage above 
VHOLD will be discharged into CHOLD through the parasitic diode in the BG-switch. In the 
reset period, CBUF and CHOLD will be discharged simultaneously to ground, and therefore, 
a body switch is unnecessary. 
This high-voltage BG-switch technique is only applicable when both n- and 
p-buried layers are available in the process to build an isolated DEMOS. With a 
non-buffered DO and a leaky CBUF buffer, CBUF should be reasonably large and DO should 
be small to maintain a low reverse bias current, which is feasible in a low-speed applica-






Figure 5.27: Schematic of resettable high-voltage capacitor charger employing DEMOS 
BG-switch. ILKG denotes total leakages flowing through CHOLD into BG-switch and DO. 
Light gray part is outside the chip. 
 
The leakage current of the charger circuit in Figure 5.27 can be measured through 
the drop rate of VHOLD. However, the high voltage VHOLD makes an on-chip buffer una-
vailable. Hence, an ultra-low input bias current (IIB) off-chip buffer was used. Besides 
buffer IIB, the external capacitor, printed-circuit board, chip carrier, package socket, and 
moisture contribute substantial leakage currents in sub-picoampere region. Consequently, 
the leakage measurement is split into two steps: 1. Measure both ILKG and off-chip leak-
age currents. 2. Measure only the off-chip leakage currents and subtract this value from 
the total leakage in the first step. During the measurement, we found that off-chip leakage 
dominates the total leakage current. The recorded output waveforms of off-chip buffers 
are shown in Figure 5.28. Note that they are total leakages including both on-chip and 
off-chip leakages. Because the waveforms are nonlinear, only the first 0.5V drop was an-
alyzed. For this specific chip, the output voltages drop at 1.056mV/s and 0.702mV/s with 
TG- and BG-switch-enabled SC amplifier with VHOLD ≈ 10V, respectively. 
The two-step approach works decently for measurements carried out at room 
temperature; however, significant errors may occur when measuring performance at dif-
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tially permanent variations in off-chip leakage. Taking the stabilization time of environ-
ment control chamber into account, the waiting time between the first and the second 
measurement steps may exceed 30 minutes. Permanent leakage changes during this peri-
od ultimately results in an error. Second, the humidity (and ice) at the surface of PCB 
strongly affects the off-chip leakage. Opening environment chamber and removing (or 
reinstalling) chip to exchange between step one and two at different temperature signifi-
cant varies the humidity inside the chamber. Because the permanent variation of off-chip 
leakage exceeds the on-chip leakage, leakage versus temperature was not recorded. 
 
 
Figure 5.28: Measured output waveforms of resettable charge pump (1: conventional TG, 
2: BS-switch) together with charging pulses (3) at ~10V output. Measurement was taken 
when both on-chip and off-chip leakages exist. 
 
63 chips were characterized at room temperature and VHOLD = 10V. The perfor-
mance distributions are shown in Figure 5.29 with respective leakage current of 
-386.9±421.8fA (3σ) and -53.71fA±100.1fA (3σ) for the TG and BG-switch-enabled cir-
Charger with BS-switch 








cuits (17dB improvement) under the restriction of negative values. ILKG versus VHOLD re-
sults shown in Figure 5.30 suggest that the residual ILKG is limited around 100fA by the 
DO reverse-bias current and the mismatch between base guarding voltage and VHOLD. 
 
(a)  (b)  
Figure 5.29: Leakage current distribution across 63 samples of resettable high-voltage 
capacitor chargers (a) with normal DENMOS (-386.9±421.8fA (3σ)) and (b) with 
BG-Switch (-53.71fA±100.1fA (3σ)). 
 
 
Figure 5.30: Switch leakage current in resettable high-voltage capacitor chargers as a 
function of VHOLD. Switches with average leakage current based on the results in Figure 



























































































































5.5 Full-System Characterization 
 
The ChemFET interface circuit was fabricated with 0.35μm BiCMOS process and 
a microscopic picture of die is shown in Figure 5.31. The die occupies a 3.6mm1.8mm 
area including all bonding pads. System characterization contains three parts. The first 
part is to verify the system functionality by measuring waveforms at VD, VG, S/HIN, and 
S/HOUT nodes. Next, an IGZO TFT was tested in constant current mode and an IDS-VGS 
relation was recorded by varying IDS. Finally, measurement results for the boost converter 
efficiency versus VC and tPL were analyzed. 
 
 
Figure 5.31: Microscope picture of ChemFET interface system. Total die area including 
all pads is 3.6mm1.8mm. 
 
The ChemFET interface output waveforms are shown in Figure 5.32 to Figure 
5.34. Figure 5.32 demonstrates the waveforms of a complete measurement cycle; Figure 
5.33 and Figure 5.34 are time-scale zooms into the beginning of charging and discharging 
periods. The measurements were taken in constant current mode close to the maximum 
































vice under test. Each measurement node is buffered with an off-chip unity-gain buffer to 
avoid probe loading and leakage, while the connections between the interface and the 
TFT are not buffered. 
In Figure 5.32, it can be seen that VDS is charged to the target value of 13V (VD = 
16.3V above ground) much faster than VGS to its target value of 6.44V (VG = 9.74V 
above ground). As discussed earlier, the source terminal is biased at VDD = 3.3V. A 1V 
VDS drop after finishing charging CEG is observed because of leakages and the slow re-
covery of the body diode in the current mirror. At the end of VGS charging period, the 
switch controlling the discharge through the ChemFET (SWDC) is closed for 2ms and the 
voltage across CEG drops by about 7.7V. The voltage VS/H_IN generated by the mirrored 
IDS across an exchangeable resistor RL at S/HIN is given by the following relation, 
        
 
  
      (5.26) 
With IDS = 12.7μA and RL = 270kΩ, the sampled-and-hold amplifier holds the output 
voltage at 0.34V steadily for a whole measurement period. A small pulse at the input of 







Figure 5.32: Oscilloscope waveforms of ChemFET interface system at VD (1), VG (2), 
S/HOUT (3), and S/HIN (4) nodes with IDS = 12.7μA and targeted VDS and VGS at 13V and 
6.44V, respectively. 
 
The close-up of the beginning of the charging period (Figure 5.33) clearly shows 
the discrete charging steps for both VG and VD. Right before the charging period, both 
DC-DC converter outputs are rapidly discharged (reset) to VDD for 2ms to ensure that 
every measurement cycle experiences the same charging waveforms. Parasitic signals 
stemming from the reset can be seen in S/HOUT and S/HIN. During the discharge phase 
(Figure 5.34), VD decreases linearly with time (indicating a constant IDS) and a signal at 
the S/HIN node resulting from the mirrored IDS is clearly seen during the discharge period. 
The voltage at the S/HOUT node drops to zero and then slews to the S/HIN voltage because 
of the delay of pulse at S/HIN node. The S/H amplifier always begins holding the signal 















Figure 5.33: Time-expanded view of the waveforms at the beginning of the ChemFET 
interface charging period at VD (1), VG (2), S/HOUT (3), and S/HIN (4) nodes. 
 
 
Figure 5.34: Time-expanded view of the waveforms at the beginning of the ChemFET 


















A comparison of the IDS-VGS relations recorded with the proposed interface (solid 
line with square markers) and with a Keithley 2636A sourcemeter (dashed line) is shown 
in Figure 5.35. Above ~0.1μA, the IDS-VGS characteristic measured by the interface cir-
cuit follows the one measured with the reference instrument well with an approximately 
20% shift in current level. Both measurements were taken after 3 minutes of stabilization 
time. However, the unique measurement approach employed by the proposed interface 
circuit results in a different bias stress compared to the sourcemeter measurement. In case 
of the sourcemeter, a continuous voltage bias is applied and IDS is measured, while the 
developed interface biases and supplies IDS discontinuously, relieving bias stress. It is be-
lieved that this reduced bias stress yields the larger currents measured with the interface 
circuit. At small current levels, a significant deviation in IDS can be seen in the logarith-
mic scale. As VG is tied to VDD (3.3V), the measured VS at low current level approaches 
VDD and, thus, the minimum VGS can be measured is limited by the input common mode 






Figure 5.35: Comparison of TFT IDS-VGS curves measured with the developed interface 
circuit (solid line and rectangle) and a Keithley 2636A sourcemeter (dashed lines). The 
drain current is shown in both linear and logarithmic scales. 
 
Finally, efficiency measurements of the boost capacitor charger as a function of 
VC and tPL have been made and are presented in a 3D plot (Figure 5.36). The measure-
ments were carried out with a function generator (Agilent 33220A) and an oscilloscope 
(Tektronix TDS2022C). The function generator outputs a finite number of pulses with 
100-1000ns pulsewidth to drive the charger to match the targeted VC. Since the energy 
invested into the inductor in the energizing phase is the same, the efficiency is easily cal-
culated by dividing the energy in the capacitor by the total energy investment. The best 
efficiency (blue ridgeline in Figure 5.36) is found for pulsewidth tPL around 300-400ns. 
Compare to the simulation results in Figure 5.11, the overall efficiency surface is shifted 
to lower efficiency values as the simulation did not consider post-layout and off-chip 
parasitic capacitances and leakages, which can further degrade the efficiency. However, 
































pulsewidth window between 300-400ns. 
 
 
Figure 5.36: Measured boost capacitor charger efficiency as a function of tPL and VC. 
 
Last but not least, the measured interface performance is compared with the tar-
geted specifications in Table 5.3. Thereby, all measurements were done with external 
component values listed in Table 5.2. The power consumption was measured with 
Keithley 4687A picoammeter at maximum current and voltage ratings. Noise measure-
ments were performed by recording signals at the S/H amplifier output with a LabView 
DAQ card for 5 minutes and calculating the standard deviation. The maximum achievable 
VGS and VDS values mostly do not meet the target specifications. The reasons are mani-
fold: for the Dickson charge pump, the efficiency is reduced by the reverse-bias p-n junc-
tion leakage currents in the diode chain, which are not easily determined by simulation. 
Additionally, both converters have one off-chip feedback capacitor for trimming purposes. 
Resistive Loss ↑ 
Ringing Loss ↑ 
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Such off-chip components incur extra leakages and parasitic capacitances, which ulti-
mately stop the charging process before reaching the target voltages. 
 
Table 5.3: Comparison of measured ChemFET interface specifications compared to tar-
get specifications. 
 Specifications Fabricated Circuit 
Power <100μW ≤2.02μW 
Readout Rate ~1Hz 1Hz 
IDS Up to 10μA ≤15μA 
VGS Up to 10V 
Constant voltage mode: ≤6.44V 
Constant current mode: ≤9.74V 
VDS Up to 15V 
Constant voltage mode: ≤13V 
Constant current mode: ≤16.3V 
Noise Level 
∆IDS = 1% 
∆VT = 10mV 
IDS = 0.0476μA RMS (at 10μA) 
VT = 0.503mVRMS 

















GAS-PHASE CHEMICAL SENSING MEASUREMENTS 
 
The ultimate goal of this thesis is to perform chemical measurements by interfac-
ing different chemical sensors with the proposed interface circuits. While the 
microfabricated sensors introduced in Chapter 3 were used, some measurements were 
also taken using commercial sensors to serve as reliable references. Chapter 6 begins with 
a brief introduction of the customized gas setup used for sensor testing. Then, chemical 
measurements with chemoresistors, chemocapacitors, and ChemFETs are subsequently 
highlighted. 
 
6.1 Measurement Setup 
A custom-made gas mixing system (see schematic in Figure 6.1) is used for sen-
sor testing. The incoming carrier gas, either nitrogen or synthetic air, is split into three gas 
streams, with each one being individually controlled and monitored by a mass flow con-
troller (MFC). At the beginning of the measurement and during the purge time, the refer-
ence stream (L3) flushes the test chamber with pure carrier gas. A gas stream loaded with 
the desired volatile organic compound (VOC) at its (temperature-dependent) saturation 
vapor pressure is generated by feeding carrier gas through a (temperature-controlled) 
bubbler containing analyte-soaked quartz sand (L1). The VOC-loaded gas stream is fur-
ther diluted by a secondary carrier gas stream (L2) before flowing across the sensor 
mounted in the measurement chamber. The analyte concentration can be calculated from 
the saturation vapor pressure of the analyte at the bubbler temperature and the mixing ra-
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tio between lines L1 and L2. 
Rapid switching between reference flow and the diluted analyte mixture is real-
ized with a pneumatically actuated 4-way valve. A flow meter is appended at the end of 
measurement chamber to continuously monitor the total flow rate. In this work, the total 
flow rate was kept at 80ml/min and synthetic air (80% N2 and 20% O2) was used as a 
carrier gas to simulate real atmospheric conditions. The gas setup is controlled by a dedi-
cated LabView program through a DAQ card. A secondary DAQ card is installed in the 
same desktop for acquiring digital bit streams from the passive impedimetric sensor in-
terface and analog signals from the ChemFET interface. 
 
 
Figure 6.1: Schematic of gas testing set-up with analyte (L1), diluting (L2), and refer-
ence (L3) gas lines. 
 
6.2 Chemoresistor Measurements 
Chemical measurements using the passive impedimetric sensor interface were 
first taken using a commercial metal-oxide (MOx) alcohol sensor (TGS2620, Figaro En-

































































conditioned in the gas setup (i.e., applying a heater voltage of 5V, corresponding to 
160mW power consumption) under synthetic air flow for more than a day until the base-
line resistance stabilized at ~120kΩ. Both DC (Figure 6.2) and Pseudo-AC (Figure 6.3) 
measurements were performed and almost no visible difference is found in the shape of 
the sensor response, implying that MOx sensors do not suffer from polarization effects. 
The resistance values shown in the graph have been calibrated based on equation (4.23). 
For this specific chip, MR, GErr, and Rnom are calculated to be 1033.25, -8.12059×10
-11
, 
and 14.69057, respectively. 
In both measurements, the MOx sensor was exposed to four different concentra-
tions of ethanol from 750 to 3000ppm at room temperature (22°C). Each 30-minute 
analyte exposure cycle is followed by refreshing the sensor with synthetic air for another 
30 minutes. As expected, the decrease in resistance is strong (>2 decades) and highly 
nonlinear. The range of resistance variation within the 8.5 hours measurement can be ac-
commodated by the low-resistance sub-range of the interface circuit. Looking at Figures 
6.2 and 6.3, the time constants associated with analyte desorption appear much longer 
than the adsorption time constants. This difference in time constants is largely the result 
of the nonlinear sensing behavior of MOx sensors (see Figure 6.4 or refer to [18]), which 





Figure 6.2: Resistance change of MOx sensor upon ethanol exposure with concentrations 
of 750, 1500, 2250, 3000, 3000, 2250, 1500, and 750ppm under continuous DC biasing. 
In-between each concentration step, the measurement chamber is flushed with synthetic 
air as reference gas for 30 minutes. 
 
 
Figure 6.3: Resistance change of MOx sensor upon ethanol exposure with concentrations 
of 750, 1500, 2250, 3000, 3000, 2250, 1500, and 750ppm under pseudo-AC biasing. 
In-between each concentration step, the measurement chamber is flushed with synthetic 




































































































































































The response versus ethanol concentration of both DC and AC measurements are 
plotted and compared to datasheet values [18] in Figure 6.4. Since the process variation 
of baseline resistance is significant, plotting the change ratio with respect to baseline re-
sistance is more meaningful than the absolute resistance values. As shown in Figure 6.2 
and 6.3, no significant difference is found between DC and AC measurements; however, 
the chemical measurement shows about three times less in signal strength. The reason 
could be a combination of multiple differences in testing conditions and device variations. 
For instance, sensor temperature and MOx film quality could vary between different de-
vices. Moreover, the accuracy of analyte concentration and the composition of carrier gas, 
especially the oxygen concentration and relative humidity, used during the measurement 
are important roles that affect both baseline resistance and responses. 
 
 
Figure 6.4: Sensor response as function of ethanol concentrations. R/RAir denotes the re-
sponse normalized to the sensor resistance in an ethanol-free environment. Measured 
chemical responses are extracted at 45, 105, 165, and 225 minutes in figures 6.2 and 6.3; 

















Besides the commercial MOx sensor, a chemoresistor measurement was carried 
out with the multi-functional impedimetric sensor introduced in Chapter 3. To this end, a 
sensor with 6μm electrode pitch was drop-coated with PEDOT:PSS conducting polymer  
purchased from Sigma-Aldrich #560596 (2.8wt% dispersion in H2O, low-conductivity 
grade). The PEDOT:PSS solution was diluted 20 times with de-ionized water before drop 
coating, resulting in a polymer film thickness of 1-2μm. To obtain a better sensing film 
quality, the coated sensor was placed in an environmental chamber at 10°C to slow down 
the evaporation of the solvent (water) while drying polymer film. Low temperature re-
sults in a film with less cracks than the film prepared at high temperature. 
The chemoresistor with PEDOT:PSS coating was exposed to the same ethanol 
concentrations (750-3000ppm) as the MOx sensor at room temperature (22°C) (Figure 
6.5). After each 5-minute analyte exposure, the sensor was exposed to synthetic air for 
another 5 minutes. As performing DC measurements can degrade the film quality (Chap-
ter 3), a pseudo-AC measurement in high-resistance mode was performed. The measure-
ment result obtained with the interface IC is consistent with the results shown in Figure 
3.5, in that the film resistance increases with increasing ethanol concentration. However, 
the resistance changes reported in Figure 6.5 are larger (30% compared to 5% change in 
Figure 3.5). The higher sensitivity may be caused by different film thicknesses and the 
temperature used for drying the polymer film, 10°C and 50°C for device used in Figure 





Figure 6.5: Resistance change of multi-functional sensor coated with PEDOT:PSS upon 
ethanol exposure with concentrations of 750, 1500, 2250, 3000, 3000, 2250, 1500, and 
750ppm under pseudo-AC biasing. In-between each concentration step, the measurement 
chamber is flushed with synthetic air as reference gas for 5 minutes. 
 
6.3 Chemocapacitor Measurement 
To perform a chemocapacitor measurement, a multi-functional chemical sensor 
having a 3μm electrode pitch and a 2mm×2mm size was coated with the non-conducting 
polymer poly(epichlorohydrin) (PECH) and tested with the passive impedimetric sensor 
interface. To this end, a 1wt% PECH/chloroform solution was drop-coated on the sensor. 
The chemocapacitor was exposed to different concentrations of ethanol from 7500 to 
30000ppm (Figure 6.6) and toluene from 4000 to 16000ppm (Figure 6.7) at room tem-
perature (22°C). As expected, the exposure to ethanol (dielectric constant of 24.5) results 
in an increase in capacitance and the exposure to toluene results in a decrease in capaci-
tance, considering that the dielectric constant of PECH (r = 7-8) lies in between that of 
ethanol (r = 24.3) and toluene (r = 2.4). Compared to the chemocapacitors tested in 




















































































thicker and the analyte diffusion time constant is longer. Thus, 30 minutes analyte expo-
sure and purge time were used in the measurement. 
Figure 6.6 and Figure 6.7 show stronger responses to ethanol and weaker re-
sponses to toluene, compared to the sensor results discussed in Chapter 3 (Figure 3.4). In 
addition, the measurements presented in this chapter exhibit a stronger non-linearity, with 
the sensor sensitivity clearly increasing with increasing ethanol concentration (Figure 6.6) 
and decreasing with increasing toluene concentration (Figure 6.7). It is speculated that the 
difference in polymer thickness and the polymer deposition technique (drop vs. spray 
coating) may cause the different results. Generally, one would expect that a thinner film 
has its response dominated by the film swelling effect, with film swelling always causing 
a positive capacitance change, because air is displaced by analyte-loaded polymer. Thus, 
with decreasing film thickness, one would expect that the toluene sensitivity decreases 
while the ethanol sensitivity increases. The test results in Chapter 3 and Chapter 6 seem 
to show the opposite trend. However, the effect of polymer adhesion and the degree to 
which the polymer can fill the gaps between the electrodes are different when spray or 
drop coating is applied and the resulting impact on the measurement results is unclear. 
Furthermore, the swelling of the polymer causes different stresses acting on the substrate, 
resulting in a different stress-dielectric response (dielectrostriction) [138]. More meas-
urements are needed to better understand the sensor response, which goes beyond the 
scope of this thesis focusing on interface circuits. 
An additional difference between the measurement taken with the developed sen-
sor interface and the initial measurements taken in Chapter 3 is the way the capacitance is 
measured. While the proposed interface probes the capacitance quasi-statically, the Ag-
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ilent LCR meter used in Chapter 3 tests the capacitance at a frequency of 1kHz. Figure 
6.8 shows the capacitance of the PECH-coated chemocapacitor as a function of meas-
urement frequency. The result in Figure 6.8 shows a lower capacitance compared to Fig-
ures 6.6 and 6.7 because the chemocapacitor was measured without the long test leads 
connecting the package carrying chemocapacitor to the PCB. 
It could also be speculated that the nonlinearity may be caused by the change in 
the integration time, and hence the frequency, of the interface circuit. However, the cor-
responding frequency change at the maximum response (30000ppm exposure) is only 
about 1Hz around 50Hz sampling rate. According to the frequency dependency meas-
urement of the chemocapacitor (Figure 6.8), the change in capacitance due a 1Hz varia-
tion around 50Hz is only about 20fF. 
 
 
Figure 6.6: Capacitance change of multi-functional sensor coated with PECH upon eth-
anol exposure with concentrations of 7500, 15000, 22500, 30000, 30000, 22500, 15000, 
and 7500ppm. In-between each concentration step, the measurement chamber is flushed 




































































































Figure 6.7: Capacitance change of multi-functional sensor coated with PECH upon tolu-
ene exposure with concentrations of 4000, 8000, 12000, 16000, 16000, 12000, 8000, and 
4000ppm. In-between each concentration step, the measurement chamber is flushed with 
synthetic air as reference gas for 30 minutes. 
 
 
Figure 6.8: Measured capacitance of the PECH-coated chemocapacitor as a function of 
excitation signal frequency (1VRMS) from 20 to 1MHz. Measurement data is taken with 























































































































6.4 Chemical Field-Effect Transistor (ChemFET) Measurement 
Finally, a chemical measurement of a ChemFET connected to the developed 
ChemFET interface circuit was carried out with an uncoated and unpassivated IGZO TFT 
with 5μm channel length. The TFT was annealed on a hotplate at 300°C for about 90 
minutes to reduce current instability. However, we still experienced a ~250mV threshold 
voltage reduction during the initial 30-minute stabilization period. Hence, we decided to 
perform constant current measurements to avoid any subsequent readjustment of the bias 
voltages to maintain drain current in a reasonable range. The applied IDS, VG, and VD are 
1.24μA, 3.3V, and 16V, respectively. 
Figure 6.9 shows the measured relative change of threshold voltage upon expos-
ing to 7500 to 30000ppm of ethanol vapor with analyte exposure and purge times of 5 
minutes at room temperature (22°C) In constant current mode, the gate is biased at 3.3V 
and, thus, measuring the change in source voltage is the same as measuring the change in 
threshold voltage. A -70μV per minute threshold voltage drift has been removed from the 
measurement data. Compared to the measurement with a bare TFT in Chapter 3, an in-
crease in threshold voltage (Figure 6.9) when exposing to ethanol is in consistent with a 
decrease in drain current (Figure 3.9). Based on the characterization data in Figure 5.35, 
the threshold voltage and the gate-source voltage are calculated to be 0.914V and 1.17V, 
respectively. By applying (2.3), a ~12mV threshold voltage change upon responding to 
30000ppm ethanol will induce a current change ~0.116μA. Comparing to the device 
measured in Figure 3.9, which is biased at 10μA in subthreshold region, the calculated 
result with (2.4) yields a ~4.7mV (~0.6μA grain current decrease) increase in threshold 
voltage when exposing to 25500ppm of ethanol. Hence, both measurements results in 
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threshold voltage change in the same order. The noisy signal in Figure 6.9 is largely due 
to the long test leads and electromagnetic interference (EMI) generated by the gas setup. 
It should also be note that the ChemFET interface is not optimized for noise performance. 
 
 
Figure 6.9: Relative threshold voltage change of IGZO TFT ChemFET upon ethanol ex-
posure with concentrations of 7500, 15000, 22500, 30000, 30000, 22500, 15000, and 
7500ppm. In-between each concentration step, the measurement chamber is flushed with 















































































































CONCLUSIONS AND FUTURE WORK 
 
7.1 Major Results 
This thesis presents two interface circuits for impedimetric chemical sensors: one 
for passive chemical sensors and the other for ChemFETs. Both interfaces were fabricat-
ed in 0.35μm BiCMOS technology and provide the same output data rate of 1Hz. 
The interface for passive impedimetric sensors is reconfigurable for performing 
either resistance or capacitance measurements and provides a fully digital output with 
less than 81.8μW power consumption at VDD = 2.5V. The interface features a 176dB re-
sistance dynamic range (31.6Ω-200MΩ, <±0.8% nonlinearity, and >40dB SNR) realized 
with only two sub-ranges to minimize calibration efforts and a 102dB capacitance dy-
namic range (0.8-1000pF, <±0.2% nonlinearity, and >40dB SNR). 
The ChemFET interface is a highly versatile system that can generate a wide 
range of bias voltages (VG up to 9.74V and VD up to 16.3V depending on the measure-
ment modes) and perform either constant voltage or constant current mode measurement. 
At maximum rated output (VG = 9.74V, VD = 16.3V, and IDS = 15μA), the interface con-
sumes only 2.02μW at VDD = 3.3V and provides analog readout noise levels of 
0.0476μARMS at 10μA and 0.503mVRMS for IDS and VT, respectively. 
Besides attempting versatile system architectures, detailed noise and efficiency 
analysis were performed for the passive sensor interface and the ChemFET interface, re-
spectively. The noise analysis suggests that different types of noise (correlated or uncor-
related) dominate the noise performance in different measurement ranges and, thus, noise 
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suppression techniques, such as chopper stabilization, correlated double sampling (CDS), 
and oversampling/averaging, are applied to adequate parts of the interface system. The 
efficiency analysis of the boost capacitor charger in the ChemFET interface concludes 
that applying a moderate pulsewidth (200-300ns) to drive the boost converter yields the 
best efficiencies for charging a capacitor. 
Compared to interfaces described in the literature, the proposed interface for pas-
sive sensors achieves better versatility and wide dynamic range with less number of 
sub-ranges and power consumption. The proposed interface for ChemFETs achieves 
wider voltage supply range at very low power level. 
In-house fabricated chemical sensors, including passive chemical sensors and 
ChemFETs, were interfaced with the developed circuits and gas-phase chemical meas-
urements with the systems were demonstrated. The novel passive chemical sensor tested 
in this thesis employs a multi-functional design, which can be configured into either a 
chemoresistor or a chemocapacitor; the tested ChemFET employs a bottom-gate TFT 
structure to allow the semiconducting film to interact with the analytes. 
 
7.2 Future Work 
The focus of this thesis is on developing versatile and low-power interface circuits 
for impedimetric chemical sensors. While two particular designs have been successfully 
implemented, multiple issues have not been considered in the proposed interfaces. In case 
of the passive chemical sensor interface, temperature variations, both of the sensor or the 
circuit, have not yet been taken into account. Temperature instabilities can be accommo-
dated by, e.g., adding additional temperature compensation circuits, recalibrating the 
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sensor impedance periodically, or modifying the system control for performing 
ratiometric or differential measurements. On the other hand, although the ChemFET in-
terface is designed for generic ChemFETs (not only for ISFETs), it is essentially for ge-
neric n-channel ChemFETs, such as the intrinsically n-type IGZO films used in our TFTs. 
However, most ChemFETs found in the literature, especially organic TFT (OFET) 
ChemFETs, are p-type devices [38]. To accommodate p-type ChemFETs, the proposed 
interface may be modified to allow the charger to reconfigure into an inverting boost 
charger architecture to supply negative voltages. Furthermore, temperature compensation 
and digital output features were not implemented with the initial ChemFET interface. Fi-
nally, for even broader applicability, wireless communication functions may also be 
















PROOF OF EQUVALRENT PSEUDO INDUCTOR CURRENT 
 
Equation (5.10) is only based on the intuition of energy balancing and, thus, it re-
quires a strict proof. Consequently, we derive (5.10) by means of solving an equivalent 
second-order differential equation of the system (Figure A.1), assuming that the series 
resistance is negligible. Applying Kirchhoff’s circuit law, 
                 (A.1) 
    
       
   
            (A.2) 
The solution of (A.2) in the n-th cycle with VC(0) = VC,n-1 and VC’(0) = IL_MAX/CEG 
yields, 
                         
 
     
         
 
   
    
 
     
  (A.3) 
The inductor current in the n-th cycle is, 
           
      
  
           
 
     
   
   
 
               
 
     
  (A.4) 
By expressing IL,n(t) in the form of A×sin(ωt+θ) yields, 
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Hence, the maximum inductor current, which is IEQ,n, is 
       
   
 
           
 
       
  (A.8) 
By squaring and multiplying L/2 on both sides of (A.8), the equation yields the same re-
sult as (5.10), proofing that the energy balancing intuition is correct. 
 
 
Figure A.1: Equivalent second-order circuit with negligible series resistance during the 
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PCB FOR INTERFACING IC AND COMPUTER 
 
 
Figure B.1: Custom-made PCB including off-chip electronic components for powering 
and setting up the passive sensor and the ChemFET interfaces and providing communica-
tion between interfaces and computer. 
 












Figure B.4: Custom-made PCB including off-chip electronic components for testing 
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